TOSHIBA

TOSHIBA Original CMOS 16-Bit Microcontroller

TLCS-900/H Series

TMP95CS66FG



Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs.

Before use this LSI, refer the section, "Points of Note and Restrictions".

Especially, take care below cautions.

CAUTION

How to release the HALT mode

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INTO), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.

Document Change Notification

The purpose of this notification is to inform customers about the launch of the Po-free version of the device. The introduction of a Pb-free replacement affects the datasheet. Please understand that this notification is intended as a substitute for a revision of the datasheet.

Changes to the datasheet may include the following, though not all of them may apply to this particular device.

1. Part number

Example: $TMPxxxxxxF \rightarrow TMPxxxxxxFG$

All references to the previous part number were left unchanged in body text. The new part number is indicated on the prelims pages (cover page and this notification).

2. Package code and package dimensions

Example: LQFP100-P-1414-0.50C → LQFP100-P-1414-0.50F

All references to the previous package code and package dimensions were left unchanged in body text. The new ones are indicated on the prelims pages.

3. Addition of notes on lead solderability

Now that the device is Pb-free, notes on lead solderability have been added.

4. RESTRICTIONS ON PRODUCT USE

The previous (obsolete) provision might be left unchanged on page 1 of body text. A new replacement is included on the next page.

5. Publication date of the datasheet

The publication date at the lower right corner of the prelims pages applies to the new device.

Ι

1. Part number

Previous Part Number (in Body Text)	New Part Number
TMP95CS66F	TMP95CS66FG

2. Package code and dimensions

Previous Package Code (in Body Text)	New Package Code
P-LQFP100-1414-0.50F	LQFP100-P-1414-0.50F

^{*:} For the dimensions of the new package, see the attached Package Dimensions diagram.

3. Addition of notes on lead solderability

The following solderability test is conducted on the new device.

Solderability of lead free products

Test Parameter	Test Condition	Note
Solderability	Use of Sn-37Pb solder Bath Solder bath temperature = 230°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux Use of Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245°C, Dipping time = 5 seconds The number of times = one, Use of R-type flux (use of lead free)	Pass: Solderability rate until forming ≥ 95%

4. RESTRICTIONS ON PRODUCT USE

The following replaces the "RESTRICTIONS ON PRODUCT USE" on page 1 of body text.

RESTRICTIONS ON PRODUCT USE

20070701-EN

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which
 manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility
 is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its
 use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third
 parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS
 compatibility. Please use these products in this document in compliance with all applicable laws and regulations that
 regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring
 as a result of noncompliance with applicable laws and regulations.
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.


5. Publication date of the datasheet

The publication date of this datasheet is printed at the lower right corner of this notification.

(Annex)

Package Dimensions

LQFP100-P-1414-0.50F



III 2008-02-20

CMOS 16-Bit Microcontrollers

TMP95CS66F

1. Outline and Features

TMP95CS66 is a high-speed 16-bit microcontroller designed for the control of various mid- to large-scale equipment. This device is TNP95CS64 function cut. Otherwise, all the functions of the products are the same.

TMP95CS66 comes in a 100-pin flat package.

Listed below are the features.

- (1) High-speed 16-bit CPU (900/H CPU)
 - Instruction mnemonics are upward-compatible with TLCS-90/900
 - 16 Mbytes of linear address space
 - General-purpose registers and register banks
 - 16-bit multiplication and division instructions; bit transfer and arithmetic instructions
 - Micro DMA: Four-channels (640 ns / 2 bytes at 25 MHz)
- (2) Minimum instruction execution time: 160 ns (at 25 MHz)
- (3) Built-in RAM: 2 Kbytes Built-in ROM: 64 Kbyte
- (4) External memory expansion
 - Expandable up to 16 Mbytes (shared program/data area)
 - External data bus width select pin (AM8/16)
 - Can simultaneously support 8/16-bit width external data bus
 - · · · Dynamic data bus sizing
- (5) 8-bit timers: 8 channels
 - With event counter function: 2 channels
- (6) 16-bit timer/event counter: 2 channels
- (7) General-purpose serial interface: 1 channels
- (8) Watchdog timer
- (9) Chip select/wait controller: 4 blocks

000707EBP1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

95CS66-1 2003-03-31


- (10) Interrupts: 45 interrupts
 - 9 CPU interrupts: Software interrupt instruction and illegal instruction
 - 21 internal interrupts:

• 10 external interrupts: Seven selectable priority levels

- (11) Input/output ports: 81 pins
- (12)Standby mode
 - Four HALT modes: RUN, IDLE2, IDLE1, STOP
- (13) Operating voltage
 - $V_{CC} = 4.5 5.5 \text{ V}$
- (14) Package: P-LQFP100-1414-0.50F
- (15)Differences between TMP95CS64F and TMP95CS66

	TMP95CS64F	TMP95CS66F
10-bit A/D converter	8 channels	40
8-bit D/A converter	8 channels	(C) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Operating voltage	V _{CC} =4.5 V to 5.5 V (@ f=8 to 25 MHz) V _{CC} =2.7 V to 3.3 V (@ f=4 to 10 MHz)	V _{CC} =4.5 V to 5.5 V (@ f=8 to 25 MHz)





Product	AM8/16	Pin function after reset
TMP95CS66	Fixed to high level	Multi-use pins can select function in parentheses ().


Figure 1 TMP95CS66 Block Diagram

2. Pin Assignment and Pin Functions

This section shows the TMP95CS66F pin assignment, and the names and an outline of the functions of the input/output pins.

2.1 Pin Assignment Diagram

Figure 2.1 is a pin assignment diagram for TMP95CS66F.



2.2 Pin Names and Functions

Table 2.2 shows the names and functions of the input/output pins.

Table 2.2 Pin Names and Functions (1/3)

Pin Name	Number of Pins	Input/Output	Function
P00 to P07	8	Input/output	Port 0: I/O port. Input or output specifiable in units of bits
/ D0 to D7		Input/output	Data: Data bus 0 to 7
P10 to P17	8	Input/output	Port 1: I/O port. Input or output specifiable in units of bits
/ D8 to D15		Input/output	Data: Data bus 8 to 15
P20 to P27	8	Input/output	Port 2: I/O port. Input or output specifiable in units of bits
/ A16 to A23		Output	Address: Address bus 16 to 23
P30 to P37	8	Input/output	Port 3: I/O port. Input or output specifiable in units of bits
/ A8 to A15		Output	Address: Address bus 8 to 15
P40 to P47	8	Input/output	Port 4: I/O port. Input or output specifiable in units of bits
/ A0 to A7		Output	Address: Address bus 0 to 7
P50	1	Output	Port 50: Output-only port
/ RD		Output	Read: Outputs strobe signal to read external memory (setting P5
			< P50 > = 0 and P5FC $< P50F > = 1$ outputs strobe signal at all read
			timings)
P51	1	Output	Port 51: Output-only port.
/WR		Output	Write: Outputs strobe signal to write data on pins D0 to D7
P52	1	Input/output	Port 52: I/O port (with built-in pull-up resistor)
/ HWR		Output	Upper write: Outputs strobe signal to write data on pins D8 to D15
P53	1	Input/output	Port 53: I/O port (with built-in pull-up resistor)
/ BUSRQ		Input	Bus request: Input pin to request external bus release
P54	1//	Input/output	Port 54: I/O port (with built-in pull-up resistor)
/BUSAK		Output	Bus acknowledge: Output pin to acknowledge that CPU received
			BUSRQ and released external bus.
P55	\	Input/output	Port 55: 1/O port (with built-in pull up resistor)
/WAIT	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Input	Wait: Bus wait request pin for CPU (Effective when 1 + NWAIT mode,
			or 0 + NWAIT mode. Set using chip select/wait control register.)
P56		Input/output	Port 56: I/O port (with built-in pull-up resistor)
/INTO		Input	Interrupt request pin 0: Interrupt request pin with programmable
	>		level/rising edge.
P57	1	Input/output	Port 57: I/O port (with built-in pull-up resistor)

Table 2.2 Pin Names and Functions (2/3)

Pin Name	Number of Pins	Input/Output	Function
P60	1	Output	Port 60: Output-only port
/ CS0		Output	Chip select 0: Outputs 0 if address is within specified address range
P61	1	Output	Port 61: Output-only port
/ CS1		Output	Chip select 1: Outputs 0 if address is within specified address range
P62	1	Output	Port 62: Output-only port
/ CS2		Output	Chip select 2: Outputs 0 if address is within specified address range
P63	1	Output	Port 63: Output-only port
/ CS3		Output	Chip select 3: Outputs 0 if address is within specified address range
P70	1	Input/output	Port 70: I/O port
/TI0		Input	Timer input 0: Input pin for timer 0
/INT1		Input	Interrupt request pin 1: Rising-edge interrupt request pin
P71	1	Input/output	Port 71: I/O port.
/TO1		Output	Timer output 1: Output pin for timer 0 or 1
P72	1	Input/output	Port 72: I/O-port
/TO3		Output	Timer output 3: Output pin for timer 2 or 3
/INT2		Input	Interrupt request pin 2: Rising-edge interrupt request pin
P73	1	Input/output	Port 73: I/O port
/TI4		Input	Timer input 4: Input pin for timer 4
/INT3		Input	Interrupt request pin 3: Rising-edge interrupt request pin
P74	1	Input/output	Port 74: I/O port
/TO5		Output	Timer output 5: Output pin for timer 4 or 5
P75	1	Input/output	Port 75: I/O port
/TO7		Output	Timer output 7: Output pin for timer 6 or 7
/INT4		// Input	Interrupt request pin 4: Rising-edge interrupt request pin
P80	1	Input/output	Port 80: I/O port (with built-in pull-up resistor)
P81		Input/output	Port 81: I/O port (with built-in pull-up resistor)
P82	> 1	Input/output	Port 82: I/O port (with built-in pull-up resistor)
P83	1	Input/output	Port 83: I/O port (with built-in pull-up resistor)
/TxD1		Output	Serial transmission data 1
P84	\mathcal{L}_{1}	Input/output	Port 84: I/O port (with built-in pull-up resistor)
/RxD1		Input	Serial receive data 1
P85	1	Input/output	Port 85: I/O port (with built-in pull-up resistor)
/SCLK1		Input/output	Serial clock input/output 1
/CTS1		Input	Serial data ready to send 1 (Clear-to-send)
P86	1	Input/output	Port 86: I/O port (with built-in pull-up resistor)
P87	1	Input/output	Port 87: I/O port (with built-in pull-up resistor)

Table 2.2 Pin Names and Functions (3/3)

Pin Name	Number of Pins	Input/Output	Function
P90	1	Input/output	Port 90: I/O port
/TI8		Input	Timer input 8: Input pin for timer 8
/ INT5		Input	Interrupt request pin 5: Interrupt request pin with programmable
			rising/falling edge
P91	1	Input/output	Port 91: I/O port
/TI9		Input	Timer input 9: Input pin for timer 8
/INT6		Input	Interrupt request pin 6: Rising edge interrupt request pin
P92	1	Input/output	Port 92: I/O port
/TO8		Output	Timer output 8: Output pin for timer 8
P93	1	Input/output	Port 93: I/O port (//)
/TO9		Output	Timer output 9: Output pin for timer 8
P94	1	Input/output	Port 94: I/O port
/TIA		Input	Timer input A: Input pin for timer 9
/INT7		Input	Interrupt request pin 7: Interrupt request pin with programmable
			rising/fatting edge
P95	1	Input/output	Port 95: I/O port
/TIB		Input	Timer input B: Input pin for timer 9
/INT8		Input	Interrupt request pin 8: Rising edge interrupt request pin
P96	1	Input/output	Port 96: I/O port
/TOA		Output	Timer output A: Output pin for timer 9
/TOB		Output	Timer output B: Output pin for timer 9
PA0 to PA2	3	Input	Port A0 to A2: Input-only port
PA3	1//	Input	Port A3: Input-only port
PA4 to PA7	4	Input	Port A4 to A7: Input-only port
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with
			programmable falling edge or both falling and rising edge
<		_	
CLK	1	Output	Clock output: Outputs external clock divided by 4.
\ ((Pulled up during reset.
EA		Input	External access: Connect to VCC.
AM8/ 16) 1	Input	Address mode: External data bus width select pin
		7/	Connect this pin to VCC. Data bus width at external access can be
			set by chip select/wait control register.
X1/X2	2	Input/output	Oscillator connecting pin
VCC	5		Collector supply pin: Connect all VCC pins to power supply
VSS	5		GND pin: Connect all VSS pins to GND (0 V)

Note: Disconnect the pull-up resistors from pins other than \overline{RESET} pin by software.

3. Electrical Characteristics

3.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V cc	-0.5 to +6.5	> V
Input Voltage	V _{IN}	- 0.5 to Vcc + 0.5	V
Output current (total)	Σl _{OL}	+120/	mA
Output current (total)	ΣΙοΗ	- 120	mA
Power Dissipation (Ta = +70°C)	P _D	600	mW
Soldering Temperature (10 s)	T _{SOLDER}	+260	°C
Storage Temperature	T _{STG}	-65 to +150	°C
Operating Temperature	T OPR	-20 to +70	,°ς

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

3.2 DC Electrical Characteristics

(1) $Vcc = +5 V \pm 10\%$, $Ta = -20 to +70^{\circ}C$ (fc = 8 to 25 MHz)

(Typical values are for $Ta = +25^{\circ}C$, VCC = +5 V.)

Parameter	Symbol	Test Condition	Min	Max	Unit
Input Low Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75)	V IL V IL		-0.3 -0.3	0.8 0.3 Vcc	\ \ \
RESET, NMI, INTO to 4 EA, AM8/16 X1	V IL2 V IL3 V IL4		-0.3 -0.3 -0.3	0.25 Vcc 0.3 0.2 Vcc	V V V
Input High Voltage (D0 to 15) Port 2 to A (except P56, P70, P72, P73, P75)	V IH V IH1		2.2 0.7 Vcc	Vcc + 0.3 Vcc + 0.3	V
RESET, NMI, INTO to 4 EA, AM8/16 X1	V _{IH2} V _{IH3} V _{IH4}		0.75 Vcc Vcc – 0.3 0.8 Vcc	Vcc + 0.3 Vcc + 0.3 Vcc + 0.3	
Output Low Voltage	V OL	I _{OL} = 1.6 mA		0.45	V
Output High Voltage	V _{OH} V _{OH1} V _{OH2}	I _{OH} = - 400 μA _{OH} = - 100 μA _{OH} = - 20 μA	2.4 0.75 Vcc 0.9 Vcc		> > >
Darlington Drive Current (8 Output Pins max.)	I DAR	V_{EXT} = 1.5 V_{EXT} = 1.1 $k\Omega$	— 1.0	- 3.5	mΑ
Input Leakage Current Output Leakage Current	+70 +71	0.0≦ Vin≦ Vcc 0.2≦ Vin≦ Vcc – 0.2	0.02 (Typ) 0.05 (Typ)	±5 ±10	μ Α μ Α
Operating Current (RUN) IDLE2 IDLE1 STOP (Ta = -20 to +70°C) STOP (Ta = 0 to +50°C)	100)	fc = 25 MHz 0.2 ≤ Vin ≤ Vcc - 0.2 0.2 ≤ Vin ≤ Vcc - 0.2	40 (Typ) 30 (Typ) 3.5 (Typ) 0.5 (Typ)	50 40 10 50 10	mA mA mA μA μA
Power Down Voltage (@STOP, RAM Back up)	V _{STOP}	V _{IL2} = 0.2 Vcc, V _{IH2} = 0.8 Vcc	2.0	6.0	٧
Pull Up Registance	R _{RP}		45	160	k Ω
Pin Capacitance	C 10	fc = 1 MHz		10	pF
Schmitt Width RESET, NMI, INTO to 4	V _{TH}		0.4	1.0 (Typ)	V

Note: IDAR guarantees up to eight pins from any output port.

3.3 AC Electrical Characteristics

(1) $Vcc = +5 V \pm 10\%$, Ta = -20 to +70°C

(fc = 8 MHz to 25 MHz)

No.	Parameter	Symbol	Forr	nula	20 N	VIHz.	25 N	/lHz	Unit
INO.	rarameter		Min	Max	Min	Max	Min	Max	Unit
1	Oscillation cycle (= x)	tosc	40	125	50		40		ns
2	Clock pulse width	t _{CLK}	2.0x - 40		60/	(40		ns
3	A0 to 23 valid → Clock hold	t_{AK}	0.5x - 20		5		0		ns
4	Clock valid \rightarrow A0 to 23 hold	t_{KA}	1.5x – 60		15		0		ns
5	A0 to 23 valid $\rightarrow \overline{RD}/\overline{WR}$ fall	t_{AC}	1.0x - 20		30		20		ns
6	$\overline{RD}/\overline{WR}$ rise \rightarrow A0 to 23 hold	t _{CA}	0.5x - 20	7	5		9		ns
7	A0 to 23 valid \rightarrow D0 to 15 input	t_{AD}		3.5x - 40		135		100	ns
8	$\overline{\text{RD}}$ fall \rightarrow D0 to 15 input	t_{RD}		2.5x - 45		80) (55	ns
9	RD low pulse width	t _{RR}	2.5x – 40		85		(60)		ns
10	$\overline{\text{RD}}$ rise \rightarrow D0 to 15 hold	t _{HR}	0		0				ns
11	WR low pulse width	t _{WW}	2.5x - 40	~	85		60		ns
12	D0 to 15 valid $\rightarrow \overline{WR}$ rise	t _{DW}	2.0x - 40		60		40		ns
13	WR rise →D0 to 15 hold	twp	0.5x - 10		7/15\)	10		ns
14	A0 to 23 valid $\rightarrow \overline{WAIT}$ input $\binom{1 \text{ WAIT}}{+ \text{ n mode}}$	taw	>	3.5x - 90		85		50	ns
	A0 to 23 valid $\rightarrow \overline{WAIT}$ input $\binom{0+\eta WAIT}{mode}$	taw	7	1.5x – 40		35		20	ns
15	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall} \rightarrow \overline{\text{WAIT}} \text{ hold} \qquad \begin{pmatrix} 1 \text{ WAIT} \\ + \text{ n mode} \end{pmatrix}$	tcw	2.5x + 0		125		100		ns
	$\overline{\text{RD}}/\overline{\text{WR}} \text{ fall } \rightarrow \overline{\text{WAIT}} \text{ hold } \begin{pmatrix} 0 + \eta \text{ WAIT} \\ \text{mode} \end{pmatrix}$	tcw	0.5x + 0		25		20		ns
16	WR rise→ PORT valid	t _{CP}	\wedge	200		200		200	ns
17	CS Low pulse width (PSRAM mode)	t _{CE}	3.0x - 40		110		80		ns
18	CS fall→D0 to 15 input (PSRAM mode)	t _{CEA}		3.0x – 60		90		60	ns
19	Address setup time (PSRAM mode)	t _{PASC}	0.5x-15		10		5		ns
20	CS precharge time (PSRAM mode)	tpp	1.0x – 10		40		30		ns


AC measuring conditions

- Output level: High 2.2 V/Low 0.8 V, CL = 50 pF
- Input level: High 2.4 V / Low 0.45 V (D0 to D15)


High 0.8 Vcc / Low 0.2 Vcc (except for D0 to D15)

95CS66-9 2003-03-31

(2) Read Cycle



(3) Write Cycle



3.4 Serial Channel Timing

(1) I/O interface mode

① SCLK input mode

 $Vcc = +5 V \pm 10\%$, Ta = -20 to +70°C (fc = 8 to 25 MHz)


Parameter	Cumbal	Form	10 MHz		25 MHz		Unit	
rarameter	Symbol	Min Max		Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	16x		1.6))	0.64		μS
Output Data → SCLK rise/fall*	toss	$t_{SCY}/2 - 5x - 50$	(250		70		ns
SCLK rise/fall*→Output Data hold	t _{OHS}	5x – 100		400	9	100)	ns
SCLK rise/fall*→input data hold	t _{HSR}	0		9		0		ns
SCLK rise/fall*→valid data input	t _{SRD}		t _{SCY} – 5x – 100		1000		340	ns

^{*)} SCLK rise/fall: In SCLK rising edge mode, SCLK rising edge timing; in SCLK falling edge mode, SCLK falling edge timing

② SCLK output mode

$$Vcc = +5V \pm 10\%$$
, $Ta = -20 \text{ to } +70^{\circ}\text{C} \text{ (fc} = 8 \text{ to } 25 \text{ MHz)}$

Danamatan	Ch. a.l	Form	ula	101	VIHz_	251	ИHz	I I a l A
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle (programmable)	t _{SCY}	16x	8192x	1.6	819.2	0.64	327.6	μS
Output Data → SCLK rising edge	toss	t _{SCY} – 2x – 150		1250		410		ns
SCLK rising edge → Output Data hold	tons	2x - 80		120		0		ns
SCLK rising edge → Input Data hold	t _{HSR}	<i>)</i> 0		0		0		ns
SCLK rising edge → valid data input	t _{SRD}		t _{SCY} – 2x – 150		1250		410	ns



(2) UART Mode (SCLK1 External Input)

 $Vcc = +5 V \pm 10\%$, Ta = -20 to +70°C (fc = 8 to 25 MHz)

Dovementor	Cumbal	Form	ula	101	VIHz	25 [VIHz	l lmit
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	4x + 20		420		180		ns
Low-level SCLK pulse width	t _{SCYL}	2x + 5		205		85		ns
High-level SCLK pulse width	t _{SCYH}	2x + 5		205		85		ns

95CS66-12 2003-03-31

3.5 Event Counter (External Input Clocks: TI0, TI4, TI8, TI9, TIA, TIB)

 $Vcc = +5 V \pm 10\%$, Ta = -20 to +70°C (fc = 8 to 25 MHz)

Parameter	Symbol	Calcu	lator	10 N	ЛНz	25 N	ЛHz	Unit
rarameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
External input clock cycle	t _{VCK}	8x + 100		900		420		ns
External low-level input clock pulse width	t _{VCKL}	4x + 40		440	(7)	200		ns
External high-level input clock pulse width	t _{VCKH}	4x + 40		440		200		ns

3.6 Interrupt Operation

 $Vcc = +5 V \pm 10\%$, Ta = -20 to +70°C (fc = 8 to 25 MHz)


			• • • • • • • • • • • • • • • • • • • •	- / 2/4 - 1	0 / 0 , 1 Cl _ 2	9 001, 000	(10 - 0 00 2	3 1411 12)
Parameter	Cumbal	Symbol Calculator 10 MHz					25 MHz	
Parameter	Symbol	Min	Max	/ Mìn	Max	Min	Max	Unit
NMI, INTO to 4 low-level pulse width	t _{INTAL}	4x		400	\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\	160)	ns
NMI, INTO to 4 high-level pulse width	t _{INTAH}	4x	7(//	400		160		ns
INT5 to INT8 low-level pulse width	t _{INTBL}	8x + 100		900		420		ns
INT5 to INT8 high-level pulse width	t _{INTBH}	8x + 100		900	7	420		ns



3.7 Bus Request/Bus Acknowledge Timing

$Vcc = +5 V \pm 10\%$, $Ta = -20 to +70^{\circ}C$ (fc = 8 to 25 MHz
--

Parameter	Cumbal	Ca	alculator	10 N	ИHZ	25 N	ЛHz	Unit
Parameter	Symbol	Min	Max	Min (Max	Min	Max	Unit
BUSRQ setup time for CLK	t _{BRC}	120		120		120		ns
CLK→BUSAK fall	t _{CBAL}		2.0x + 120	(7/	320		200	ns
CLK→BUSAK rise	t _{CBAH}		0.5x + 40		90		60	ns
Time from output buffer off until BUSAK falling edge	t _{ABA}	0	80	0	80	0	80	ns
Time from BUSAK rising edge until output buffer on	t _{BAA}	0	80		80	0	80	ns



Note 1: When BUSRQ goes to low level to request bus release, if the current bus cycle is yet complete due to a wait, the bus is not released until the wait completes.

Note 2: The dotted line indicates only that the output buffer is off, not that the signal is at middle level. Immediately after bus release, the signal level prior to the bus release is held dynamically by the external load capacitance. Therefore, designs should allow for the fact that when using an external resistor or similar to fix the signal level while the bus is released, after bus release a delay occurs before the signal goes to its fixed level (due to the CR time constant). The internal programmable pull-up resistor continues to function in accordance with the internal signal level.

4. List of Special Function Registers (SFR)

The special function registers (SFR), which control the input/output ports and peripheral components, are allocated 160 bytes within the 000000H to 00009FH address range.

The registers built into cannot be accessed from outside.

- (1) Input/output port
- (2) Input/output port control
- (3) Timer control
- (4) Serial channel control
- (5) Interrupt control
- (6) Watchdog timer control
- (7) Chip select/wait controller
- (8) D/A converter control
- (9) A/D converter control

Table structure

Symbol	Name	Address	7 6	1 (0/)
		<			→ bit Symbol
					→ Read / Write
					→ Initial value at reset
))	→ Remarks
1		///			1

(Supplement for symbols used in Table)

- ① Read/Write
 - R/W: Both readable and writable
 - R: Readable
 - W: Writable
 - *R/W: Read-modify-write (RMW) instructions are prohibited for controlling ON/OFF of the pull-up resistors.
- 2 RMW prohibited
 - Cannot be read, modified, and written. (Cannot use the following instructions: EX, ADD, ADC, SUB, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TEST, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD, RRD)

Table 5 List of TMP95CS64/265 Special Function Register Addresses

000000H PO 30H TREGBL 60H (Reserved) 1H BICS		1		93C304/203 3P6		 		
11	Address	Register Name	Address	Register Name	Address	Register Name	Address	Register Name
21 POCR 2H TREG9L 3H (Reserved) 3H B3CS 3H (Reserved) 3H B3CS 3H (Reserved) 3H B3CS 3H (Reserved) 3H B3CS 3H B3CC 3H B3CS 3H B3CC 3H B3CS 3H B3CC 3H B3CS 3H B3CC 3H	000000Н	P0	30H	TREG8L	60H	(Reserved)	90H	B0CS
3H (Reserved) 3H TREG9H 3H (Reserved) 3H MSAR0 3H PIFC 3H CAPIL 4H (Reserved) 5H MAMR0 5H PIFC 5H CAPIL 5H (Reserved) 5H MAMR0 5H PIFC 5H CAPIL 5H (Reserved) 5H MAMR0 5H PIFC 5H CAPIL 5H (Reserved) 5H MAMR0 5H PIFC 5H CAPIL 7H (Reserved) 5H MSAR1 7H P3 7H CAPIL 7H (Reserved) 7H MAMR1 8H P2CR 8H T8MOD 8H (Reserved) 8H MSAR2 9H P2FC 9H T8FFCR 9H (Reserved) 8H MSAR2 9H P2FC 9H T8FFCR 9H (Reserved) 8H MSAR2 9H P3FC 8H T16RUN 8H SDMACR1 8H MSAR3 8H P3FC 8H T16RUN 8H SDMACR1 8H MSAR3 8H P3FC 8H T16RUN 8H SDMACR2 CH BEXCS 6H P4CR 8H P4CR 8H P4FC 7H WDCR	1H	P1	1H	TREG8H	1H	(Reserved)	111	B1CS
## PICR ## CAP1L ## (Reserved) ## MSAR0 5H PIFC	2H	P0CR	2H	TREG9L	2H	(Reserved)	2H	B2CS
SH PIFC	3H	(Reserved)	3H	TREG9H	3H	(Reserved)	3H	B3CS
6H P2 6H CAP2L 6H (Reserved) 6H MSAR1 7H P3 7H CAP2H 7H (Reserved) 7H MAMR1 8H P2CR 8H TBMOD 8H (Reserved) 8H MSAR2 9H P2FC 9H T8FFCR 9H (Reserved) 8H MSAR2 AH P3GR AH P3GR AH T16RUN 8H SDMACR1 8H MAMR2 AH P3FC 8H T16RUN 8H SDMACR1 8H MAMR3 8H P3FC 8H T16RUN 8H SDMACR1 8H MAMR3 8H P3FC 8H T16RUN 8H SDMACR1 8H MAMR3 8H P3FC 8H MAMR3 9H P3FC 8H (Reserved) 8H MAMR3 9H P3FC 9H MAMR3 9H MAMR3 9H P3FC 9H MAMR3 9H MAMR3 9H P3FC 9H MAMR3 9H MAMR3 9H MAMR3 9H P3FC 9	4H	P1CR	4H	CAP1L	4H	(Reserved)	7/ _A 4H	MSAR0
7H P3	5H	P1FC	5H	CAP1H	5H	(Reserved)	/))5H	MAMR0
SH P2CR	6H	P2	6H	CAP2L	6H	(Reserved)	◯ 6H	MSAR1
9H P2FC	7H	P3	7H	CAP2H	7H	(Reserved)	7H	MAMR1
AH P3CR AH T89CR AH SDMACR0 BH P3FC BH T16RUN CH P4 CH P4 CH P4 CH P4 CH P4CR EH P4FC FH 10H P5CR 40H TREGAL T1REGBL 3H P7 3H TREGBH 3H P7 3H TREGBH 3H INTET04 6H P7CR 6H P7CR 6H CAP4L 6H JWDMOD 6H JWTET33 7H P7FC 7H CAP4H 8H SDMACR3 CH P6KServed) EH WDMOD EH (Reserved) EH WDMOD EH (Reserved) EH WDMOD EH (Reserved) EH (Reserved) EH WDMOD EH (Reserved) EH (Reserved) EH WDMOD EH (Reserved) EH (RESERVED) EH (RESERVED) EH (RESERVED) EH WDMOD EH WDCR EH WDMOD EH (RESERVED) EH (RESERVED) EH (RESERVED) EH WDMOD EH WDCR EH WDMOD EH WDMCR EH WDMCR EH WDMCR EH WDMCR3 EH WDMCR3 EH WDMCR EH WDMCR3	8H	P2CR	8H	T8MOD	8H	(Reserved)	∀ 8H	MSAR2
AH P3CR AH T89CR AH SDMACR0 BH P3FC BH T16RUN CH P4 CH P4 CH P4 CH P4 CH P4CR EH P4FC FH 10H P5CR 40H TREGAL T1REGBL 3H P7 3H TREGBH 3H P7 3H TREGBH 3H INTET04 6H P7CR 6H P7CR 6H CAP4L 6H JWDMOD 6H JWTET33 7H P7FC 7H CAP4H 8H SDMACR3 CH P6KServed) EH WDMOD EH (Reserved) EH WDMOD EH (Reserved) EH WDMOD EH (Reserved) EH (Reserved) EH WDMOD EH (Reserved) EH (Reserved) EH WDMOD EH (Reserved) EH (RESERVED) EH (RESERVED) EH (RESERVED) EH WDMOD EH WDCR EH WDMOD EH (RESERVED) EH (RESERVED) EH (RESERVED) EH WDMOD EH WDCR EH WDMOD EH WDMCR EH WDMCR EH WDMCR EH WDMCR3 EH WDMCR3 EH WDMCR EH WDMCR3	9Н	P2FC	9H	T8FFCR	9H	(Reserved)	9Н	MAMR2
BH P3FC	АН	P3CR	АН	T89CR			АН	MSAR3
CH P4 DH P5 DH P5 EH P4CR EH P4FC FH P4FC FH P4FC FH P8FC 100 100 100 100 100 100 100 100 100 10	вн	P3FC	вн	T16RUN			вн	MAMR3
DH	СН	P4	сн	\			сн	
EH P4CR					//	7 / A V		
FH P4FC	1			(Reserved)	\ \ \	/)) /		
10H PSCR)				11 / / / /
1H				TREGAL	+			(100.00)
2H				/		~ /		\supset
3H P7	1					\	$\langle \rangle$	
## (Reserved)	1							
5H P6FC 5H CAP3H 5H INTET01 6H P7CR 6H CAP4L 6H INTET23 7H P7FC 7H CAP4H 7H INTET45 8H P8 8H T9MOD 8H INTET67 9H P9 9H T9FFCR 9H INTET89 AH P8CR AH (Reserved) AH INTET0V CH P9CR CH (Reserved) CH INTES0 DH P9FC DH (Reserved) DH INTES0 DH P9FC DH (Reserved) EH INTES0 DH P9FC DH (Reserved) EH INTES0 DH P9FC DH (Reserved) EH INTES0 DH P9FC DH (Reserved) FH INTETC01 20H T8RUN 50H SC1BUF 80H INTETC23 1H TREG0 2H					_ ~	1///	\wedge	
6H P7CR 6H CAP4L 6H INTET23 7H P7FC 7H CAP4H 7H INTET45 8H P8 8H T9MOD 8H INTET67 9H P9 9H T9FFCR 9H INTET89 AH P8CR AH (Reserved) AH INTETAB BH P8FC BH (Reserved) BH NTETOV CH P9CR CH (Reserved) CH INTES0 DH P9FC DH (Reserved) EH INTES1 EH PA FH (Reserved) FH INTETC01 20H T8RUN 50H SC1BUF 80H INTETC23 TH TREG 2H TREG 2H SC1MOD 2H SC1BUF 3H T01MOD 4H (Reserved) 5H CRESERVED) SH T02FFCR 5H (Reserved) 5H CRESERVED) 6H TREG 6H TREG 6H DMA3V DH TREG 6H TREG 7H CRESERVED EH DMA3V DH TREG 6H TREG 7H CRESERVED EH DMA3V DH TREG 6H TREG 7H CRESERVED EH DMA3V DH TREG 6H DMA3V DH TREG 6H TREG 7H CRESERVED EH DMA3V DH TREG 6H TREG 7H CRESERVED EH DMA3V DH TREG 6H TREG 7H CRESERVED EH CRESERVED EH CRESERVED EH DMA3V DH TREG 6H TREG 7H CRESERVED EH CRESERVE	1	1 '))	
7H P7FC 7H CAP4H 7H INTET45 8H P8 8H T9MOD 8H INTET67 9H P9 9H T9FFCR 9H INTET68 AH P8CR AH (Reserved) AH INTETAB BH P8FC BH (Reserved) BH NTETOV CH P9GC CH (Reserved) CH INTESO DH P9FC DH (Reserved) EH INTESO DH P9FC DH (Reserved) EH INTESO DH P9FC DH (Reserved) EH INTESO DH T8RUN 50H SC1BUF 80H INTETC01 20H T8RUN 50H SC1BUF 80H INTETC23 1H TREO 1H SC1CR 1H INTETC23 1H TREG 2H SC1BUF 80H INTETC23 1H TREG 3H								
8H P8 8H T9MOD 8H INTET67 9H P9 9H T9FFCR 9H INTET89 AH P8CR AH (Reserved) AH INTETAB BH P8FC BH (Reserved) BH NTETOV CH P9CR CH (Reserved) CH INTESO DH P9FC DH (Reserved) DH INTES1 EH PA EH (Reserved) FH INTETC01 20H T8RUM 50H SC1BUF 80H INTETC23 1H TRDC 1H SC1CR 1H 2H TREGO 2H SC1MOD 2H 3H TREG1 3H BR1CR 3H 3H T01MOD 4H (Reserved) 4H 5H T02FFCR 5H (Reserved) 5H 6H TREG2 6H (Reserved) 6H 7H TREG3 7H (Reserved) 7H 8H T23MOD 8H ODE 8H 9H TREG4 9H IIMC 9H AH TREG5 AH DMAOV AH BH T45MOD CH DMA2V CH CH T46FFCR CH DMA2V CH DH TREG6 CH DMA3V DH EH TREG7 EH (Reserved) EH					/			
9H P9								
AH P8CR AH (Reserved) AH INTETAB BH P8FC BH (Reserved) CH (NTESO DH P9FC DH (Reserved) DH INTES1 EH PA EH (Reserved) EH INTETC01 20H T8RUN 50H SC1BUF 80H INTETC01 20H TREGO 2H SC1MOD 2H 3H TREG1 3H BR1CR 3H T01MOD 4H (Reserved) 4H SH T01MOD 4H (Reserved) 5H TREG2 6H (Reserved) 6H TREG2 6H (Reserved) 7H TREG3 7H (Reserved) 7H TREG4 9H IM/C 9H AH TREG5 AH DMAOV AH BH T45MOD BH DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH CRESERVED) EH CRESERVED EH								
BH						\ /		
CH P9CR CH (Reserved) CH INTESO DH P9FC DH (Reserved) DH INTES1 EH PA EH (Reserved) EH INTES2 FH (Reserved) FH INTETC01 20H T8RUN 50H SC1BUF 80H INTETC23 1H TRDC 1H SC1CR 1H 2H TREG0 2H SC1MOD 2H 3H TREG1 3H BR1CR 3H 4H T01MOD 4H (Reserved) 5H 6H TREG2 6H (Reserved) 5H 6H TREG2 6H (Reserved) 7H 8H T23MOD 8H ODE 8H 9H TREG4 9H IMINC 9H AH TREG5 AH DMA0V AH BH T45MOD BH DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V<	1							
DH P9FC				\ \				
EH PA EH (Reserved) EH INTES2 FH (Reserved) FH INTETC01 20H T8RUN 50H SC1BUF 80H INTETC23 1H TRDC 1H SC1CR 1H 2H TREG0 2H SC1MOD 2H 3H TREG1 3H BR1CR 3H 3H TREG1 3H RR1CR 3H 4H T01MOD 4H (Reserved) 4H 5H T02FFCR 5H (Reserved) 5H 6H TREG2 6H (Reserved) 7H 7H TREG3 7H (Reserved) 7H 8H T23MOD 8H ODE 8H (Reserved) 9H TREG4 9H IMMC 9H AH DMA0V AH 8H T45MOD BH DMA1V BH DMA1V BH DMA1V BH DMA1V BH DMA1V BH CH T146FFCR CH DMA3V DH DMA1V D					1 /	4 /		
FH (Reserved) FH INTETC01 20H T8RUN 50H SC1BUF 80H INTETC23 1H TRDC 1H SC1CR 1H 2H TREG0 2H SC1MOD 2H 3H TREG1 3H BR1CR 3H 4H T01MOD 4H (Reserved) 4H 5H T02FFCR 5H (Reserved) 5H 6H TREG2 6H (Reserved) 7H 8H T23MOD 8H ODE 8H (Reserved) 9H TREG4 9H IIMC 9H AH TREG5 AH DMA0V AH BH T45MOD BH DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH (Reserved) EH EH	1	l .				-		
20H T8RUN 50H SC1BUF 80H INTETC23 1H TRDC				,				
1H TRDC 1H SC1CR 1H 2H TREG0 2H SC1MOD 2H 3H TREG1 3H BR1CR 3H 4H T01MOD 4H (Reserved) 4H 5H T02FFCR 5H (Reserved) 5H 6H TREG2 6H (Reserved) 7H 8H T23MOD 8H ODE 8H 9H TREG4 9H IIMC 9H AH TREG5 AH DMA0V AH BH T45MOD BH DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH		//		- //	FH*			
2H TREG0 2H SC1MOD 2H 3H TREG1 3H BR1CR 3H 4H T01MOD 4H (Reserved) 4H 5H T02FFCR 5H (Reserved) 5H 6H TREG2 6H (Reserved) 7H 7H TREG3 7H (Reserved) 7H 8H T23MOD 8H ODE 8H 9H TREG4 9H IIMC 9H AH TREG5 AH DMA0V AH BH T45MOD BH DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH	20H		50H	< \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	/ / /	INTETC23		
3H TREG1 3H BR1CR 3H 4H T01MOD 4H (Reserved) 4H 5H T02FFCR 5H (Reserved) 5H 6H TREG2 6H (Reserved) 7H 7H TREG3 7H (Reserved) 7H 8H T23MOD 8H ODE 8H (Reserved) 9H AH TREG4 9H IMC 9H AH TREG5 AH DMA0V AH BH T45MOD BH DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH	1H		1H	SC1CR	<u> </u>			
4H T01MOD 4H (Reserved) 4H 5H T02FFCR 5H (Reserved) 5H 6H TREG2 6H (Reserved) 7H 7H TREG3 7H (Reserved) 7H 8H T23MOD 8H ODE 8H 9H AH TREG4 9H AH DMA0V AH 8H T45MOD 8H DMA1V 8H DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH EH	2H	TREG0	2H	SC1MOD				
5H T02FFCR 5H (Reserved) 5H 6H TREG2 6H (Reserved) 7H 7H TREG3 7H (Reserved) 7H 8H T23MOD 8H ODE 8H 9H TREG4 9H IIMC 9H AH TREG5 AH DMA0V AH BH T45MOD BH DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH	3H		3H	BR1CR	3H			
6H TREG2 6H (Reserved) 6H 7H (Reserved) 7H 7H 7TREG3 7H (Reserved) 7H 7H 7TREG3 8H 723MOD 8H ODE 8H 9H IIMC 9H AH TREG5 AH DMA0V AH 8H 745MOD 8H DMA1V 8H CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH			4H					
7H TREG3 7H (Reserved)			5H	(Reserved)				
8H T23MOD 8H ODE 8H 9H IIMC 9H AH TREG5 AH DMA0V AH BH CH T45FCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH	6H	TREG2	6H/	(Reserved)	6H			
9H TREG4 9H IIMC 9H AH TREG5 AH DMA0V AH BH T45MOD BH DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH	7H	TREG3	갯	(Reserved)	7H			
AH TREG5 AH DMA0V AH BH T45MOD BH DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH	(8H	T23MOD	8H	ODE	8H	(Reserved)		
BH T45MOD BH DMA1V BH CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH	ØH	TREG4	9H.	THMIC	9Н			
CH T46FFCR CH DMA2V CH DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH	AH	TREG5	(AH	DMA0V	AH			
DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH	ВН	T45MOD ()	ВН	DMA1V	ВН			
DH TREG6 DH DMA3V DH EH TREG7 EH (Reserved) EH	СН	T46FFCR	CH	DMA2V	СН			
	DH	TREG6			DH			
	EH	TREG7	EH	(Reserved)	EH			
infraction influence teal infraction	FH	T67MOD		(Reserved)	FH	IJ		

(1) Input/Output Ports

Symbol	Name	Address	7	6	5	4	3	_2	1	0
			P07	P06	P05	P04	P03	P02	P01	P00
D0	Port 0	0011				R/	W			
P0	Register	00H			Input mo	de (output lat	ch register	undefined)	<u> </u>	
	_					shared wit	h D7 to D0			
			P17	P16	P15	P14	P13	(!(//P12)	P11	P10
P1	Port 1	01H				R/	w			
''	Register	""			Input mod	le (output lat	ch register c	leared to 0)		
							n D15 to D8	_)		
			P27	P26	: P25	: P24	P23	P22	: P21	P20
P2	Port 2	06H				R/	W			
	Register	"			Input mod	le (output lat		-		<u> </u>
						shared with	· ^ ~	. /		
			P37	: P36	: P35	: P34//	:)) P33	P32 ((P31	P30
Р3	Port 3	07H					w/		7(//)	
	Register				Input mod	le (output lat		leared to 0)	70/	
				:	:(/	shared with			<u> </u>	:
			P47	P46	: P45	P44	P43	(P42)	P41	P40
P4	Port 4	0СН					W			
	Register				Input mod	le (output lat		leared to 0)		
			DE-7	; p.c. /			h A7 to A0	<u></u>	; pr4	: BE0
	Port 5		P57	P56 <	P55	. P54	P53	P52	P51	P50
P5	Port 5 ODH						/W			
. •	Register					et to 1 / Pull-i		hShared with	Output only (se	
				INTO	WAIT	BUSAK	BUSRQ	HWR	WR	RD
							P63	P62	P61	P60
D.C	Port 6	4011		(())				R/	W	
P6	Register	12H				12/		Output mod		'a
			(0)	(\)	4	<u> </u>	Shared with CS3	hShar <u>ed w</u> ith CS2	15har <u>ed with</u> CS1	Shar <u>ed with</u> CS0
			747	<i>>></i>	P75	P74	P73	P72	P71	P70
	Port 7) [F	₹/W		
P7	Register	13H			////	Input mode	e (output la	tch register cl	eared to 0)	
	Register							hShared with		
		`	P87	P86	: TO7/INT4	P84	: TI4/INT3 : P83	P82	TO1	TI0/INT1 P80
	^	\wedge	107	; 100	103		/W	; 102	; 101	; 100
P8	Port 8	18H			In	put mode (set		Lun)		
	Register			: /7		hShared with			:	:
				M	SCLK1/CTS		TxD1		<u>:</u>	
^))	\rightarrow	P96	: P95	: P94	P93	: P92	P91	P90
P9	Port 9	19H	A (($\rightarrow \rightarrow $			R/W			
7	Register	1911	(> //	: Charad wit				gister cleared hShared with		Thorod with
			///	TOA/TOB		TIA/INT7	TO9	TO8		TI8/INT5
	Dowt A		PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PA	Port A	1EH		7			R			
	Register					Input	t-only			

Note: When P5 < P50 > is cleared to 0 with P50 set as an \overline{RD} pin, the P50 \overline{RD} signal is still output even when the internal address area is accessed (for PSRAM).

(2) Input/Output Port Control (1/2)

Symbol	Name	Address	7	6	: : 5	4	. 3	2	1	. 0
,	Port 0		P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
DOCD		02H				1	W			
P0CR	Control	(RMW	0	0	0	0	0	0	// 0	0
	Register	prohibited)				0: IN	1: OUT/	Ω		
	Port 1		P17C	P16C	: P15C	P14C	: P13C	P12C	P11C	: P10C
P1CR	Control	04H					W		:	:
	Register	(RMW	0	: 0	0	0	. (0	0	: 0	: 0
	Register	prohibited)			·	0: IN	1: OUT	<u> </u>		
	Port 1	0511	P17F	P16F	: P15F	P14F	P13F	P12F	: P11F	: P10F
P1FC	Function	05H	•	; n	. 0	. 0	<u>W</u>	. 0	Al.	
	Register	(RMW prohibited)	0	. 0	0: PORT		15 to D8 (P1	:	20	0
		prombited)	P27C	. P26C	P25C	R24C	P23C	P220	P21C	
	Port 2	08H	12/0	: 1200	: 1230		N 123C	: 1224	7//)	: 1200
P2CR	Control	(RMW	0	. 0	. 0	0	. 0	. 0	96/	<u>:</u> 0
	Register	prohibited)		<u>. </u>		0:JN	1: OUT	7	$\overline{}$	
	David 2		P27F	P26F	P25F	. P24F	. P23F	P22F)	P21F	. P20F
2256	Port 2	09H				1	w _	50	•	•
P2FC	Function	(RMW	0	0		0	. 0(/	/ () 0	0	0
	Register	prohibited)			0: PORT	1;_A	.23 to A16 (P	2CR = FFH)		
	Port 3		P37C	P36C	P35C	P34C	P33C	P32C	P31C	P30C
P3CR	Control	0AH		. (/	N			
1361	Register	(RMW	0	<u>:</u> (Ø	0	0	0/	0	0	0
	Register	prohibited)			<u> </u>	0: IN	1: OUT	:	:	:
	Port 3		P37F	P36F	P35F	P34F	P33F	P32F	P31F	P30F
P3FC	Function	OBH (DNA)A(: 0	:/ / /	W :	: 0		
	Register	(RMW prohibited)	0		0: PORT	(0)	: 415 to A8 (P3	<u>:</u> 0	0	. 0
		prombited)	R47C	P46C	. P45C	P44C	P43C	P42C	P41C	
	Port 4	0EH	1440	:) [400	; F43C	` 	<u>: F43C</u> W	: F42C	: 1410	; F40C
P4CR	Control	(RMW) _0_	0 <		1)) 0	0	. 0	0	0
	Register	prohibited)			1/1	0: IN	1: OUT			
	David 4		P47F	P46F	P45F	P44F	P43F	P42F	P41F	P40F
2456	Port 4	0FH				1	W			
P4FC	Function	(RMW	0	0	0	0	0	0	0	0
	Register	prohibited)		_	0: PORT	1: /	A7 to A0 (P4	CR = FFH)		
	Port/5		P57C	P56C	P55C	P54C	P53C	P52C		
P5CR/	Control	10H		(1)		N				
1 JCIU		(RMW	0	(0)	0	0	0	0	<u> </u>	
	Register	prohibited)	2.((0: IN	1: OUT		• -	<u> </u>	
<		\ \ \ \ \				P54F	P53F	P52F	P51F	: P50F
	Port 5	11H	4	:	:	<u>; </u>	: .	: W	: 4	: 4
P5FC	Function	/DA 414/		-		0	0 0000	0	0	0
	Register	(RMW				0: PORT	0: PORT	0: PORT	0: PORT	0: PORT
		prohibited)			:	: I: ROZAK	1: BUSRQ	: I: HWK	1: WR	1: RD

Input/Output Port Control (2/2)

Name	Address	7	6	5	4	3	2	1	0
						P63F	P62F	P61F	P60F
Port 6							(()	M >	
Function	15H		:	:	<u>:</u>	0	0	/) 0	0
Register	(RMW		:	:		0: PORT	0: PORT	0: PORT	0: PORT
_	prohibited)		<u> </u>		<u> </u>		M;/CS2	•	1: CS0
Port 7				P75C	P74C	P73C	P72C	P71C	P70C
	16H		<u> </u>	<u> </u>			W		
				0	0		<u>;)</u>	0	0
Register	prohibited)			<u> </u>	. (0: IN		. (
				•			-		
Port 7			<u>:</u>	i			i (7	<u> </u>
Function					-				
Register	`			:	: \ <))	:\/	- // ~ \	
	prohibited)			•					
Port 8		P87C	: P86C	; P85C	··· >	•	: P82C	. P81C	P80C
Control		•	: 0	: (/		((2)	: 0	: 0
Register	`	0	<u>;</u> 0	: 0			: 10)	<u>;</u> 0	0
	pronibited)			DODE	O. IN	. //	74		
						• \	()) 		
Port 8	1RH		7						<u> </u>
Function	'5''								
Register	(RMW			\ \ 7		: 1 1		:	
	1 `) /CTS1				:	
D 10			P96C	P95C	P94C	P93C	P92C	P91C	P90C
	1CH	(•		W	-	•	•
	(RMW		0	0	(6)	0	0	0	0
Register	prohibited)			_	0: IK	1:	OUT		
		TOS1/) P96F			P93F	P92F		
Port 9			ý <u> </u>	(O)	/	,	w		:
Function	(16H	0	0 <		1))	0	0		
	(RMW	0: TOA	0: PORT			0: PORT	0: PORT		
register	prohibited)	1: TOB	1: TOA / TOB			1: TO9	1: TO8	:	
	Port 6 Function Register Port 7 Control Register Port 7 Function Register Port 8 Control Register Port 8 Control Register Port 9 Control Register	Port 6 Function Register Port 7 Control Register Port 7 Function Register Port 8 Control Register Port 8 Control Register Port 8 Control Register Port 8 Control Register Port 8 Function Register Port 9 Control Register Port 9 Function Register Register Register Register	Port 6 Function Register (RMW prohibited) Port 7 Control (RMW Register prohibited) Port 7 Function 17H (RMW prohibited) Port 8 Control (RMW prohibited) Port 8 Control (RMW 0 prohibited) Port 8 Function Register (RMW 0 prohibited) Port 9 Control (RMW prohibited) Port 9 Control (RMW prohibited) Port 9 Control (RMW prohibited) Port 9 Function Register Register ICH (RMW prohibited) Port 9 Control (RMW prohibited) Port 9 Function Register Register IDH 0 IDH 0 ITOS1	Port 6 Function Register (RMW prohibited) Port 7 Control (RMW prohibited) Port 7 Function Register (RMW prohibited) Port 8 Control (RMW prohibited) Port 8 Control (RMW 0 0 0 Register prohibited) Port 8 Function Register (RMW 0 0 0 Register Port 9 Control (RMW 0 0 0 Register (RMW 0 0 0 0 Register (RMW 0 0 0 0 Register (RMW 0 0 0 0 0 Register (RMW 0 0 0 0 0 0 Register (RMW 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Port 6 Function Register (RMW prohibited) Port 7 Control (RMW Register prohibited) Port 7 Function Register (RMW prohibited) Port 8 Control (RMW prohibited) Port 8 Function Register (RMW prohibited) Port 9 Control (RMW Register prohibited) Port 9 Control (RMW Register Port 9 Function Register Register Registe	Port 6 Function 15H Register (RMW prohibited) Port 7 Control (RMW 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Port 6 Function Register (RMW prohibited) Port 7 Control (RMW prohibited) Port 7 Control (RMW prohibited) Port 7 Function Register (RMW prohibited) Port 8 Control (RMW prohibited) Port 8 Function Register Port 8 Function Register Port 8 Function Register (RMW prohibited) Port 9 Control (RMW prohibited) Port 9 Control (RMW prohibited) Port 9 Control (RMW prohibited) Port 9 Function Register Register Register Register Register	Port 6 Function Register Port 7 Control Register Port 7 Control Register Port 8 Function Register Port 8 Function Register Port 9 Port 8 Control Register Port 8 Control Register Port 8 Control Register Port 8 Control Register Port 8 Port 8 Control Register Port 9 Port 9 Function Register Regis	Port 6 Function 15H

(3) Timer Control (1/4)

Symbol	Name	Address	7	6	5	4	3	⟨2	1	. 0
			T7RUN	T6RUN	T5RUN	T4RUN	T3RUN	T2RUN	T1RUN	T0RUN
						R/	V			
	8 bit Timer		0	0	0	0	0	0	i) Y 0	0
TODILL	Run	2011	8-bit	8-bit	8-bit	8-bit	8-bit	8-bit	8-bit	8-bit
T8RUN	Control	20H	timer 7	timer 6	timer 5	timer 4	timer 3	timer 2	timer 1	timer 0
	Register		0: Stop and	0: Stop and	0: Stop and	0: Stop and	0: Stop and	0: Stop and	0: Stop and	0: Stop and
	_		clear	clear	clear	clear	clear	clear	clear	clear
			1: Count	1: Count	1: Count	1: Count	1: Count	1: Count	1: Count	1: Count
							TR6DE	TR4DE	TR2DE	TRODE
	Timer				:	,		R/	w	
	Register					7	0	0	. 0	. 0
TRDC	Double						TREG6	TREG4	TREG2	TREG0
INDC	Buffer	21H					double		double	double
	Control					((//	buffer	buffer	buffer	buffer
	Register							. ~	.0: Disable	0: Disable
					i		1: Enable	1: Enable	1: Enable	1: Enable
TDE 62	8 bit Timer	22H				()		7	\	
TREG0	Register 0	(RMW			-40	V		(
	-	prohibited)			(,/	Unde	tined			
TD564	8 bit Timer	23H				-		\rightarrow		
TREG1	Register 1	(RMW			\rightarrow					
		prohibited)	T01841	T01M0	PWM01	Unde PWM00		T1CLKO	; TOCL K1	: TOCLKO
			T01M1	TUTIVIU	PVVIVIOT		$\overline{}$	T1CLK0	T0CLK1	T0CLK0
	8 bit Timer		0	0	0	0 R/	0	0	. 0	0
T01	0, 1				, 		Timer 1 inp		: U Timer 0 inp	
MOD	Mode	24H	Timer 0, 1 o mode setti	operating	PWM0 cycl 00: Don'		selection	ut Clock	: selection	out clock
IVIOD	Control		00: 8 b		01: 26 –		00: TO01	RG	00: TI0 ii	nput
	Register		01: 16 bi	ttimer	10: 27 –		01: <i>ϕ</i> T1		01: ¢T1	·
			10: 8 b 11: 8 b		11: 28 –	1	10: φT16		10: φT4 11: φT16	
			FF3C17		FF3IE	FF3IS	11: øT25 FF1C1	FF1C0	- 11. φ110	FF1IS
				v))		W	V	•		/W
	8 bit Timer		1	1	00	/ _{\(\)} 0	1	1	0	. 0
	0, 2	25H	-			0: Inversion			TFF1	0: Inversion
T02	Flip-Flop		01: Set		inversion	by timer	01: Set 7		inversion	by timer
FFCR	Control		/	ar TFF3	control	2	10: Clea		control	0
	Register		11: Do	n't care	>	1: Inversion	11: Don	i't care	0: Disable	1: Inversion
	_	\wedge			1: Enable	by timer			1: Enable	by timer
		/ / .				3				1
	01:17:	26H		\wedge		_				•
TREG2	8 bit Timer	(RMW		M		٧	/			
_	Register 2	prohibited)				Unde	fined			
	OL: TIME	√27H	. (-//		_	-			
TREG3	8 bit Timer	(RMW				٧	/			
<	Register 3	prohibited)				Unde	fined			
			T23M1	T23M0	PWM21	PWM20	T3CLK1	T3CLK0	T2CLK1	T2CLK0
	8 bit Timer		.	>		R/	W			
	2, 3		0	0	0	0	0	0	0	0
T23	Mode	28H	Timer 2, 3 o		PWM2 cycle		Timer 3 inp	ut clock	Timer 2 inp	out clock
MOD	Control	2011	mode setti	ng	00: Don'		selection	-D.C	selection	·
	Register		00: 8 b 01: 16 bi		01: 26 –		00: TO27 01: øT1	KG	00: Don' 01: ∉T1	τ care
	register		l 10:8b	it PPG	10: 2 ⁷ – 11: 2 ⁸ –		10: φT16	;	10: φT4	
			11: 8 b	it PWM	11: 20 -	ı	11: _φ T25		11: ¢T16	5

Timer Control (2/4)

Symbol	Name	Address	7	6	5	4	: з	2	1	0
	8 bit Timer	29H					-	7/		
TREG4	Register4	(RMW					W			
	ricgister 4	prohibited)				Und	efined)	
	8 bit Timer	2AH					-			
TREG5	Register5	(RMW					W	((// 5)		
		prohibited)	T45M1	T45M0	PWM41	Und	efined T5CLK	T5CLK0	T4CLK1	T4CLK0
			1431011 ;	1431010	; PVVIVI41		: 13CER	: HOCEKU	; I4CLNI	: 14CLNU
	8 bit Timer		0	0	. 0	. 0	. 0) P 0	. 0	. 0
T45 MOD	4, 5 Mode Control Register	2BH	Timer 4, 5 o mode settir 00: 8 bi 01: 16 bi 10: 8 bi 11: 8 bi	perating ng t timer t timer t PPG	PWM4 cycl 00: Don' 01: 2 ⁶ – 10: 2 ⁷ – 11: 2 ⁸ –	e selection t care 1	Timer 5 selection	input clock D4TRG F1 F16	Timer 4 in selection 00: Tl4 i 01: \phiT1 10: \phiT4 11: \phiT1	out clock nput
			FF7C1	FF7C0	FF7IE	FF7IS	FF5C1	FF5C0	FF5IE)	FF5IS
			W		-	(V)		w		₹/W
	8 bit Timer		1 :	1	0	(0)	1	1	0	0
T46	4, 6	2611	00: Inve		TFF7	0:		Invert TFF5	TFF5	0:
FFCR	Flip-Flop Control	2CH	01: Set 10: Clea		inversion	Inversion by timer 6		Set TFF5 Clear TFF5	inversion	l inversion by timer 4
	Register		11: Doi		0: Disable	1:		Don't care	0: Disable	1:
	Register				1: Enable	:)· :Inversion		(())	1: Enable	Inversion
				<	1 (2)	by timer 7			i. Liidbic	by timer 5
	01 '. T'	2DH					-	\		,
TREG6	8 bit Timer Register6	(RMW					W			
	Registero	prohibited)				Und	efined			
	8 bit Timer	2EH								
TREG7	Register7	(RMW	(()			W			
		prohibited)	T67M1	T67M0	PWM61		efined T7CLK	T7CLK0	T6CLK1	T6CLK0
			107/011	, r ozi vio	: PVVIVIOI		<u>/: 17CLK</u> /W	I : I/CLKU	: IOCLKI	: IOCLKU
	8 bit Timer		0)) 	0	0	. 0	. 0	0	. 0
T67	6, 7		Timer 6, 7 o		PWM6 cycl	/	_ .	input clock	Timer 6 in	
MOD	Mode	2FH	mode settir		00: Don'		selection	า	selection	
	Control Register		00: 8 bi 01: 16 bi		01: 26 -		00: Τα 01: φ	D6TRG	00: Don 01: øT1	't care
	Register		10: 8 bi	t PPG	10: 2 ⁷ – 11: 2 ⁸ –		10: φ		10: φT4	
	_	_	11: 8 bi	t PWM	11. 2-	'	11: φ	Г256	11: øT1	6
	16 bit	//30H								
TREG8L	Timer	(RMW		\rightarrow			W			
	Register8L			\sim		Und	efined			
TREG8H	16 bit	31H		_//			_			
IKEGSH	Register8H	(RMW	> (c	1/1/			W			
	16 bit		(\land)			Und	efined			
TREG9L		32H (RMW					 W			
INLUSE	Register9L	prohibited)	4//				vv efined			
	16 bit	33H		·		Una	etinea -			
TREG9H		(RMW					 W			
I INCOSE	Register9H	prohibited)					vv efined			
	Lucalization 211	prombited)				Una	ennea			

Timer Control (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				-			_			·
CAP1L	Capture	34H					R			
ı	Register1L					Unde	fined)	
	_						_			
CAP1H	Capture	35H					R . (7/4		
	Register1H						fined	$(\vee/)$		
							_			
CAP2L	Capture	36H					R			
	Register2L	•••					fined) P		
							- Inneu	/ 		
CAP2H	Capture	37H				^	R			
	Register2H	• • • • • • • • • • • • • • • • • • • •					efined		<4/	\rightarrow
			CAP2T9	EQ9T9	: CAP1IN		CAP12M0	CLE	T8CLK1	T8CLK0
				. <u></u>	W	((//	, G (1) 21116	R/W	TOCENT	· TOCERO
ı			0	0	1	0)) o	0	2/00	0
	16 bit			sion trigger		Capture tin		· ^	Timer 8 inp	
ı	Timer 8		0: Trigge		capture	00: Disab		counter	selection	ut clock
T8MOD	Mode	38H	1: Trigge		1:Don't	01: TI8 ↑		control	00: TI8	input
1010100	Control	3011	At loading	At match	care	10: 718 ↑		0: Clear	01: øT1	•
1	Register		of up-	between	cure	11: TFF1 1	↑ TFF1 📗	disabled		
1	Register		counter	up-counte			(O)	1: Clear at	11: <i>ϕ</i> T1	6
1			value to	and TREGS		> _	_ \\\	match		
1			CAP2	and med	4 (\>			with TREG9		
			TFF9C1	TFF9C0	CAP2T8	CAP1T8	EQ9T8	EQ8T8	TFF8C1	TFF8C0
				N C	1 311213		. <u>LQ</u> 3,0	. 19010		. 111000 V
1			1	: 1	·) 0	. 0	0/	. 0	1	1
	16 bit		00: Inve	+ TEEO			sion trigger	: •		•
1	Timer 8	39H	01: Set T		1	0: Trigge			00. Inver	
T8FFCR	Flip-Flop	3311	10: Clea			1: Trigge			10: Clear	-
1	Control		11: Don'		At loading	At loading		:At match	11: Don'	t care
1	Register		(O)	7	∃ofup- <	of up-	between	between	:	
			\ \V/))	counter	counter	•	up-counter		
1					value to CAP2	value to CAP3	; '	and TREG8		
			/	$\overline{}$	37.12	***	- CATIO TREES	: _	DBAEN	DB8EN
1			R/W		1/1	\rightarrow			R/W	DOULIN
1	Timer 8/9		0	-			:	. 0	: 0	0
TOOCE		ЗАН	Note:	- /-		:	:	Note:	TREGA	TREG8
T89CR	Control) All	Always			:		Always	double	double
	Register		fixed to 0.					fixed to 0.	buffer	buffer
1	4	(\mathcal{A})	,			:	:	:	0: Disable	•
		\rightarrow		Al					1: Enable	1: Enable
^))	PRRUN		: T9RUN	T8RUN				
	16 bit	ノノ	R/W	1//		W	:	!	:	:
	Timer		0 (:))	0	0	:	!	:	:
T16RUN		ЗВН	Prescaler 0: Stop		16-bit	16-bit timer 8	:	:	:	:
1 101014	Control	2011	u: Stop and		timer 9 0: Stop	0: Stop				:
	Register		clear	>	and	and				:
	register			4	•		:	:	:	:
1			1: Count	:	: clear	: clear	:	:	:	:

Timer Control (4/4)

Symbol	Name	Address	7	. 6		5	. 4		3	2	1	0
	16 bit	40H						_		7/		
TREGAL	Timer	(RMW						W				
	RegisterAL	prohibited)					Und	lefine	ed) /	
	16 bit	41H						_				
TREGAH	Timer	(RMW						W	_ (0/0		
	RegisterAH	prohibited)					Und	efine	ed	$(\mathcal{S}(\mathcal{S}))$		
	16 bit	42H						_	7/			
TREGBL	Timer	(RMW						W				
	RegisterBL	prohibited)					Und	efine	ed) }		
	16 bit	43H						7				
TREGBH	Timer	(RMW						W				
	RegisterBH	prohibited)					Und	efine	ed		(4/	✓
								7		1	4	
CAPRI	Capture	44H					((/)	R		_ ((2)	
	Register3L						Und	efine	ed	0,6	2//0)	
	Control										4(//	
САРЗН	Capture	45H					1 /	R		0 /	5	
	Register3H					20	Und	lefine	ed		~	
						4		_				
CAP4L	Capture	46H						R		5.0		
	Register4L						Und	efine	ed (//	/		
							/		///			
САР4Н	Capture	47H			4		//	R				
	Register4H						Und		ed			
			CAP4TB	EQBTB	1/	CAP3IN	CAP34M			CLE	T9CLK1	T9CLK0
			R/	w		w				R/W	,	•
			0	. 0		1	0	-	0	. 0	0	0
	16 bit		TFFB inver	sion triage	r :0:	Software	: Capture ti	mino	1	Timer 9 up-	Timer 8 inp	ut clock
	Timer 9		0: Trigger			capture	00: Disa		,	counter	selection	.ac crock
т9МОД		4011	1: Trigger	Enable	1:	Don't	01: TIA) T		control	00: TI	A input
	Control	48H	At loading	At match		care <	10; TIA	↑ T	IA ↓	0:Clear	01: φ	
	Register		of up-	between	:		: 14: TPF1	↑ T	FF1 ↓	disabled	10: φ	
	Register		counter	up-count	er	-((//	$\langle \langle \rangle \rangle$			1:Clear at	11: φ ⁻	116
			value to	and TREG	В	$\backslash \backslash \backslash $	ン)			match	:	
			CAP4							with		
										TREGB		: === :
			TEFBC1	TFFBC0	1:0	CAP4TA	: CAP3TA		EQBTA	EQATA		TFFAC0
		$\sqrt{}$		<u>N</u>	-	_		R/W		: .		<i>N</i>
	16 bit	1	1	1	-	0	0	<u>.</u>	0	<u> </u>	1	1
	Timer 9		00: Inver				TFFA inve				00: Inve	
T9FFCR	Flip-Flop	49H	01: Set T 10: Clear				0: Trigg				01: Set T 10: Clea	
	Control))	10: Clear		A -	loodine.	1: Trigg			1	10: Clea	
	Register					loading	At loading of up-			At match		Carc
			// _//))		unter	counter		tween	between		
//			/// /			lue to	value to	: '		up-counter	:	
					; CA	NP4	:CAP3	:an	a FREGB	and TREGA	:	

(4) Serial Channel Control

Symbol	Name	Address	7	6	5	4	3	2	1	. 0
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC1BUF	Channel 1	50H	TB7	тв6	TB5	TB4	TB3	TB2	RB1	TB0
SCIBUL	Buffer	3011				R (receive)) /W (send)) by	
	Register					Unde	fined		<u>/</u>	
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R	R/	W	R (clea	red to 0 whe	n read)	R	<u>/W</u>
				0	0	0	0		0	0
	Serial		Bit 8 of	Parity	Parity		1: Error		0: <u>SCLK1</u>	1/0
	Channel 1		receive	0: Odd	addition	Overrun	Parity	Framing	[(_1)	interface mode clock
SC1CR	Control	51H	data	1: Even	0: Disable					selection
	Register				1: Enable	~			1 SCLK1	0: Baud rate
								,	(generato
										r1
					:	((//		_ ((1: SCLK1 pin
			TB8	CTSE	RXE	WU	SM1	SMO	sc1)	input SC0
			100	; C13E	; KAE		:/ 31011 W	: 31010	90/	: 300
	Serial		Undefined	. 0	0	0 10	· 0	·/O_	0	. 0
	Channel 1		Bit 8 of	<u> </u>	Receive	: Wake-up	Serial trans	7/ /	UART mode c	· •
SC1-	Mode	52H		function	control	function	selection	ilei tilode)	00: TO2 tric	
MOD	Control	3211	Scria data	0:CTS	: / \ `	0:Disable		erface mode	01: Baud ra	te
	Register			:		1:Enable	01: 7-bit U	/ \ \	genera	
	register			1:CTS	Lindbic	Ellable	10: 8-bit U		10: Interna	
				Enable			11: 9-bit U			al clock)
			_		BR1CK1	BR1CK0		BR1S2	BR1S1	BR1S0
			R/W		1		· //	 W	. =	
	Baud Rate		0)) o	: 0	0	. 0	. 0	. 0
	Generater		Note:		Baud rate	generator 1	Baud	rate generat	or 1 divisor s	ettina
BR1CR	1	53H	Always		input clock			0000: Divid		9
	Control		fixed to 0.		00: _Ø T0				de by 1 (no d	ivision)
	Register			>	01: øT2	- 11	>	to		,
			((//		10: <i>∲</i> Tੈ8			1111: Divid	de by 15	
			7/1	2/	11. φT3	2 (256/fc)				
)	~	- \\				ODE1	
					1//	<u> </u>	<u> </u>	<u>:</u>	R/W	<u>:</u>
	Serial			. ,			<u>:</u>	:	: 0	:
	Open			1					P83	
ODE	Drain	58H					:		output	
	Enable	//							settings	:
	Register 2			\wedge	~				0: CMOS	
				1	:		:		1: Open	
				11/	<u>:</u>	:	:	<u>:</u>	: drain	:

(5) Interrupt Control (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INT0/AD								T0	
INTE-	Enable	70H					10C	10M2	10M1	I0M0
0AD	Register	(RMW					R/W Note)		W	,
	register	prohibited)				:	0	. 0) / 0	0
	INT1/2			IN					<u> 11 </u>	
INTE12	Enable	71H	I2C	12M2	12M1	12M0	I1C (11/M2	I1M1	I1M0
INILIZ	Register	(RMW	R/W		W		R/W/	Y/))	W	
	Register	prohibited)	0	0	0	0	0	0	0	0
	INT3/4			INT	Γ4			IN	T3	
INITESA		72H	I4C	14M2	14M1	14M0	13¢) 13M2	: I3M1	13M0
INTE34	Enable	(RMW	R/W		W	,	R/W	/	W	
	Register	prohibited)	0	0	0	. 0	0	0	0	0
				IN	Г6			IN	J5.	\supset
	INT5/6	73H	I6C	I6M2	I6M1	16M0	I5C	I5M2 🗸	15M1	15M0
INTE56	Enable	(RMW	R/W		W	-(0)	R/W) W	
	Register	prohibited)	0	0	0	: 0) 0	0	7/00	0
		promotedy		: <u> </u>			-		17/	. •
	INT7/8	74H	I8C	18M2	I8M1	. I8M0	17C	17M2	17M1	17M0
INTE78	Enable			181012		181010		IZIVIZ	$\overline{}$	171010
	Register	(RMW	R/W		W (-	R/W		W	
		prohibited)	0	0	0	. 0	0	0)	0	0
	INTT0/1			INTT1 (t		\rightarrow	-	NTTO (•	
NTET01	Enable	75H	IT1C	IT1M2	JT1M1	: IT1M0	ITOC /	TT0M2	IT0M1	IT0M0
	Register	(RMW	R/W	.(W	<u> </u>	R/W	J)	W	
	Register	prohibited)	0	0 <	(0)	0//	0	0	0	0
	INTT2/3			INTT3 (t	imer 3)			INTT2 (timer 2)	
NITETAA		76H	IT3C	IT3M2	IT3M1	IT3M0	IT2¢	IT2M2	IT2M1	IT2M0
	Enable Register	(RMW	R/W)) w		R/W/		W	
	Register	prohibited)	0	0	0	.0	0	0	0	:
		, ,	/	INTT5 (t	imer 5)		-	INTT4 (timer 4)	•
	INTT4/5	77H	IT5C	IT5M2	IT5M1	HT5M0	IT4C	IT4M2	IT4M1	IT4M0
INTET45	Enable	(RMW	R/W		W	11/2/	R/W		W	
	Register	prohibited)	6(7/	△ 0	0 <	<u> </u>	0	0	. 0	0
		promotedy	(V/	INTT7 (t		\rightarrow	- 		·	:
	INTT6/7	78H	IT7C	IT7M2	IT7MI1	T7M0	IT6C	INTT6 (iT6M1	IT6M0
INTET67	Enable	//	R/W	1171012	- \ \ / /	:) / / / / /	R/W	1101012	•	HIGIVIO
	Register	(RMW		^	W				W	
		prohibited)	0	0	0	0	0	0	0	0
	INTTR8/9			INTTR9 (INTTR8		
NTET89	Enable 🔍	79H	1T9C	IT9M2	IT9M1	IT9M0	IT8C	IT8M2	IT8M1	IT8M0
	Register	(RMW	R/W		W		R/W		W	
	register	prohibited)	0	0	0	0	0	0	0	0
				LIGHTEDD A	timor al			INTTRA	(timer 9)	
	INITTRA/R			INTTRB (umer <i>aj</i>				:	ITAM0
NTETAB	INTTRA/B	7АН	ITBC	ITBM2	ITBM1	ITBM0	ITAC	ITAM2	ITAM1	HAIVIU
NTETAB	Enable	7AH (RMW	ITBC R/W	- /5.1.1		ITBM0	ITAC R/W		; ITAM1 W	TIAIVIU
NTETAB		1 1		- /5.1.1	ITBM1	ITBM0		ITAM2		0
NTETAB	Enable	(RMW	R/W	ІТВМ2	ITBM1		R/W	ITAM2	. W	
NTETAB	Enable	(RMW	R/W	ІТВМ2	ITBM1		R/W	ITAM2	. W	
NTETAB	Enable	(RMW prohibited)	R/W 0	TBM2	ITBM1 W 0		R/W 0	0	W 0	0
NTETAB	Enable Register	(RMW prohibited)	R/W 0	0 Disabl	ITBM1 W 0 Fur es interrupt	0 oction (Write)	R/W 0	0	. W	0 evel mode,
NTETAB	Register IxxM2 0 0	(RMW prohibited) 2 IxxIV 0 0	R/W 0 11 IxxM 0 1	0 Disabl Sets in	ITBM1 W 0 Fur es interrupt	0 nction (Write trequest uest level to	R/W 0 1	0	W 0 te: In INTO le	0 evel mode, rupt lag cannot
NTETAB	Enable Register IxxM2 0 0 0 0	(RMW prohibited) 2 IxxIV 0 0 1	R/W 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 Disabl Sets in Sets in	ITBM1 W 0 Fur es interrupt requirerrupt req	nction (Write request uest level to uest level to	R/W 0 1 2 1 2 2 2 1 2 2 2 1 2	0	te: In INTO le the inter request f be cleare	evel mode, rupt lag cannot
NTETAB	Register IxxM2 0 0	(RMW prohibited) 2 IxxIV 0 0 1 1 1	R/W 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 Disable Sets in Sets in Sets in	Fur es interrupt requirerrupt r	nction (Write trequest uest level to uest level to uest level to	R/W 0 0 1 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0	te: In INTO le the inter request f be cleare	evel mode, rupt lag cannot
NTETAB	Enable Register IxxM2 0 0 0 0	(RMW prohibited) 2 IxxIV 0 0 1	R/W 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 Disabl Sets ir Sets ir Sets ir Sets ir	ITBM1 W 0 Fur es interrupt requiterrupt requiterrupt requiterrupt requiterrupt requiterrupt requiterrupt requiterrupt requiterrupt requirements	nction (Write t request uest level to uest level to uest level to	R/W 0 0 1 2 2 3 4 4	0	te: In INTO le the inter request f be cleare	evel mode, rupt lag cannot
NTETAB	Enable Register IxxM2 0 0 0 0	(RMW prohibited) 2 IxxIV 0 0 1 1 0	R/W 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 Disable Sets ir Sets	Fur es interrupt req iterrupt req iterrupt req iterrupt req iterrupt req iterrupt req iterrupt req	nction (Write t request uest level to uest level to uest level to uest level to	R/W 0 0 1 2 2 3 3 4 4 5 5	0	te: In INTO le the inter request f be cleare	0 evel mode, rupt lag cannot
NTETAB	Enable Register IxxM2 0 0 0 0	(RMW prohibited) 2 IxxIV 0 0 1 1 0 0 0	R/W 0 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1	0 Disable Sets in Sets	Fur es interrupt req iterrupt req iterrupt req iterrupt req iterrupt req iterrupt req iterrupt req	nction (Write request uest level to uest level to uest level to uest level to uest level to	R/W 0 0 1 2 2 3 3 4 4 5 5	0	te: In INTO le the inter request f be cleare	evel mode, rupt lag cannot
NTETAB	IxxMZ O O O 1 1 1 1	(RMW prohibited) 2 IxxIV 0 0 1 1 0 0 0	R/W 0 1 1 0 1 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1	0 Disable Sets in Sets in Sets in Sets in Disable	Fur es interrupt req nterrupt req	nction (Write trequest uest level to uest level to uest level to uest level to uest level to uest level to	R/W 0 0 1 2 3 4 5 5 6 6	0 No	te: In INTO le the inter request f be cleare	evel mode, rupt lag cannot
NTETAB	Register IxxM2 0 0 0 1 1 1	(RMW prohibited) 2 IxxIV 0 0 1 1 0 0 1 1 1 1	R/W 0 1 1 0 1 1 0 0 1 1 Function	0 Disable Sets in Sets	Fur es interrupt req nterrupt req nterrupt req nterrupt req nterrupt req interrupt req interrupt req interrupt req interrupt req es interrupt	nction (Write trequest uest level to uest level to uest level to uest level to uest level to uest level to uest level to	R/W 0 0 1 2 2 3 3 4 4 5 5	O No	te: In INTO le the inter request f be cleare	evel mode, rupt lag cannot

Interrupt Control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INITTOOS	7BH			TO9				TTO8	
INTEOV	INTTO8/9 Enable	(RMW	ITO9C	ITO9M2	ITO9M1	ITO9M0	ITO8C	ITØ8M2	ITO8M1	ITO8M0
INTLOV	Register	prohibited)	R/W		W		R/W)	
		prombitedy	0	0	. 0	. 0	0	. 0		0
	INTRX1/	7DH			TX1		_ (TRX1	
INTES1	TX1	(00.4)4/	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C \	:VIRX1M2	IRX1M1	IRX1M0
	Enable	(RMW	R/W	<u> </u>	W		R (Note)		W	:
	Register	prohibited)	0	0	0	: 0	0	0	0	0
	INTTC0/1	7FH			TC1				<u> </u>	
INTETC	Enable	(RMW	ITC1C	ITC1M2	ITC1M1	: ITC1M0	ITC01C	ITC0M2	ITC0M1	ITC0M0
01	Register	prohibited)	R/W	<u> </u>	. W		R/W		W	
	g.stc.	pronibited)	0	0	0	0	0	0	0	·/ 0
	INTTC2/3	80H			TC3	$-(\alpha)$			T4C2	•
INTETC	Enable	(RMW	ITC3C	ITC3M2	ITC3M1	: ITC3M0	ITC2C	ITC2M2	TC2M1	ITC2M0
23	Register	prohibited)	R/W	<u> </u>	<u>W</u>		/ R/W			
		prombitedy	0	0	: 0	0	0	0	19(0//	0
								7	\Diamond	
	l B 45		4 1 1 1		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	ation Office		(40)		
L	→ IxxM2		_		les interrupt	ction (Write)		Not	e: <irx1c></irx1c>	
	0	0 0	0 1	Sets in	nterrupt regi	request Jest level to 1	ı (O	\sim	only, an in	
ł	Ö	1 1	6	Sets in	nterrupt requ	uest level to 2	; ((//	/ { } }	request ca	
	l ŏ	1	1	Sets in	nterrupt requ	uest level to 3		\mathcal{I}	cleared by	
	Ĭ	l ö	l ö	Sets ii	nterrupt regi	uest level to			to these fl	ags.
	1	ا	l i			uest level to				
	1	1	0	Sets ii	nterrupt real	uest level to 6	5))			
	1	11	1	Disab	les interrupt	request				
	→ IxxC		Function	on (Read)	<i>J)</i>	Fu	nction (Writ	e)		
	0	Indicat	es no interru	ipt request g	enerated	Clears in	terrupt requ	est flag	╛	
	1	Indicat	es interrupt	request gene	erated	/-/	Don't care -			
	^	\frac{1}{2}								

Interrupt Control (3/3)

Symbol	Name	Address	7	6	5	4	3	_2	1	0		
					<u>.</u>			IOIE	IOLE	NMIREE		
	Interrupt		_		W				W			
	Input				0			. (0) P 0	. 0		
IIMC	Mode	59H			Note:			INT0 input	JINTO	NMI		
	Contorol				Always set		. (0: Disable	0: ↑edge	0: ↓edge		
	Register	(RMW			to 0		()	1: Enable	1: level	1: ↑ ↓ edge		
		prohibited)			:		//		:			
	Micro		DMA0V7	DMA0V6	DMA0V5	DMA0V4	DMA0V3	DMA0V2				
DMA0V	DMA 0 Start	5AH			V	/) }				
DIVIAUV	Vector	(RMW	0	0	0	0	0	0				
	Register	prohibited)		Micro DMA0 start vector								
	Micro		DMA1V7	DMA1V6	DMA1V5	DMA1V4	DMA1V3	DMA1V2	2	<i>></i>		
DMA1V	DMA 1 Start	5BH			V							
DIVIATV	Vector	(RMW	0	0	0	(0///	0	0 ((
	Register	prohibited)			Micro DMA1	start vector	//	7,0				
	Micro		DMA2V7	DMA2V6	DMA2V5	DMA2V4	DMA2V3	DMA2V2	90%			
DMA2V	DMA 2 Start	5CH				/ >						
DIVIAZV	Vector	(RMW	0	0	0	0	0					
	Register	prohibited)			Micro DMA2	start vector						
	Micro		DMA3V7	DMA3V6	DMA3V5	DMA3V4	DMA3V3	DMA3V2				
DMA3V	DMA 3 Start	5DH				<i>/</i>		())	:			
	Vector	(RMW	0	0	0	0	0	<u> </u>	:			
	Register	prohibited)			Micro DMA3	start vector			:	:		

Note: The micro DMA software start is activated in the write cycle of SDMACR0/1/2/3 (6AH/6BH/6CH/6DH). (Data values are not affected by a software start.)

(6) Watchdog Timer Control

Symbol	Name	Address	7	6	5	(24)	3	2	1	0
			WDTE	WDTP1	WDTP0	. WARM R/\	HALTM1 W	HALTM0	RESCR	DRVE
WD- MOD	Watch Dog Timer Mode Control Register	6EH		0 WDT detect selection 00: 2 ¹⁸ 10: 2 ²⁰ 11: 2 ²²	5/fc 3/fc 2/fc	0 Warm-up time 0: 2 ¹⁴ /fc 1: 2 ¹⁶ /fc	0 HALT mode 00: RUN I 01: STOP 10: IDLE1 11: IDLE2	mode mode mode	0 1: Perform internal reset on runaway detectio n	1: Drive pins in STOP mode
WDCR	Watch Dog Timer Control Register	6FH (RMW prohibited)			B1H: WDT	– W – disable code		T clear code		

(7) Chip Select/Wait Controller (1/2)

Symbol	Name	Address	7	6	5	4	3	^2	1	0
3 7 111 10 1	Hame	7 (44) (55)	B0E		B00M1	воомо	: BOBUS	B0W2	: B0W1	B0W0
			w				v	V		
	Block 0		0		0	0	. 0	(0)) P 0	0
B0CS	CS/WAIT	90H	0: Disable		00: ROM	/SRAM	Data bus	000: 2W	ÁIT 100	: NWAIT
	Control		1: Enable		01: PSRA		width	001: 1WA		
	Register	(RMW			10: Don'	care	selection 0: 16-bit	010. 1W		
		prohibited)			11: Don'1		1: 8-bit	011: 0W		
		promortouy	B1E		B1OM1	B1OM0	BIBUS	B1W2	B1W1	B1W0
			w				· - (V	$\overline{}$		
	Block 1		0	:	0	0	0	0	0	0
B1CS	CS/WAIT	91H	0: Disable	<u>:</u>	00: ROM		:Data bus	000: 2WA		: NWAIT
	Control	• • • • • • • • • • • • • • • • • • • •	1: Enable		01: PSRA	ζ.	width	001: 1W	VII /	
	Register	(RMW	11. 2110010		10: Don't		selection	010: 1W	7.//	1
		prohibited)			11: Don'1	1/7	:0: 16-bit :1: 8-bit	011: 0W		1
		prombicedy	B2E	B2M	B2OM1	B2OM0	B2BUS	B2W2		B2W0
			- B2E	: 52141	: BZOIVII		<u>, b2b03</u> ₩	, DZWZ		DZVVO
	Block 2		1	0	0	0	. 0	0	0	0
B2CS	CS/WAIT	92H		0: 16M	00: ROM		Data bus	000: 2W	·/ ·	: NWAIT
bzcs	Control	3211		1: CS area	01: PSRA		width	001: 1W		
	Register	(RMW	Lilabie	setting	10: Don't		selection	010: 1W		1
		prohibited)		Setting	11: Don't	~	0: 16-bit 1: 8-bit	011: 0W		
		prombitedy	B3E		B3OM1	B3OM0	B3BUS	B3W2	B3W1	B3W0
			W	7	DSONT	BOOM	: B5B05		: 55441	: 53440
	Block 3		0		0	6<	: 0	· 0	: 0	: 0
B3CS	CS/WAIT	93H	0: Disable		00: ROM		Data bus	000: 2WA	<u> </u>	: U : NWAIT
ВЗСЗ	Control	3311	1: Enable	((01: PSRA		width	000: 2 W		
	Register	(RMW	1. Lilable		10: Don't		selection	010: 1W		
		prohibited)		$\langle \mathcal{A} \rangle$	11: Don't		0: 16-bit 1: 8-bit	010: 1 VV		1
		prombitedy			11. 0011		BEXBUS	BEXBUS	BEXW1	BEXW0
						1	S BEXEGS		N DEXVI	DEXVVO
	External		(7)				: 0	· 0	: 0	. 0
	CS/WAIT))			Data bus	000: 2WA		: NWAIT
BEXCS	Control	9CH			(0)	7	width	000: 2W/		
	Register)		< (V/))	selection	010: 1W		1
	Register	(RMW					0: 16-bit 1: 8-bit	010: 1 VV		
		prohibited)				:	: 1. 0-010	011.000	:	
	Memory		523	522	S21	S20	S19	S18	S17	S16
	Start	\wedge				•				
MSAR0	Address	94H	1	1	1	1	1	1	1	1
	Register 0		· ·	\wedge	Star	t address A2	23 to A16 sett		:	· · ·
	Memory		V20	V19	V18	V17	V16	V15	V14 to 9	V8
^	Address					•	W			
MAMR0	Mask	95H	^ 1 (C	1	: 1	1	: 1	1	1	1
	Register 0		\sim ((CS	0 area size se	•	sed for addre	ss compariso	•	· ·
<	Memory		523	S22	S21	S20	519	S18	S17	S16
	Start		7/							· · ·
MSAR1	Address	96H	1) 1	1	1	1	1	1	1
	Register 1			· ·		•	23 to A16 sett	•	· ·	
	Memory		V21	V20	V19	V18	V17	V16	V15 to 9	V8
	Address		\ <u>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</u>	: •20	: 015					
MAMR1	Mask	97H	1	1	1	1	1	1	1	1
	Register 1		 				sed for addre			<u>'</u>
			L	C	1 01 00 3120 36	tung 0.0	seu ioi audie	33 COMPANSO	/I I	

Chip Select/Wait Controller (2/2)

Symbol	Name	Address	7	6	5	4	3	⟨~2	1	0				
	Memory		S23	522	\$21	S20	S19	\$18	S17	S16				
N 4 C A D 2	Start	0011				R/	W							
MSAR2	Address	98H	1	1	1	1	1	: (1) 🖓 1	1				
	Register 2			Start address A23 to A16 setting										
	Memory		V22	V21	V20	V19	V18 /	7 V 17	V16	V15				
	Address			R/W (V/))										
MAMR2	Mask	99H	1	1	1	1	7/		1	1				
Register 2			C	S2 area size s	etting 0: Us	sed for addr	ess compariso	on						
	Memory		523	S22	521	S20	519) S18	S17	S16				
	Start	[•	R/	W							
MSAR3	Address	9AH	1	1	1	1 \		1		1				
	Register 3			Start address A23 to A16 setting										
	Memory		V22	. V21	. V20	V19	V18	. V17	V16	V15				
	Address	00				((/R/	W	. ((7)					
V/IVV/ID3 I	Mask	9BH	1	1	1	TV_	<i>?))</i> 1	0 1	2/20	1				
	Register 3			C	S3 area size s	etting 0: tt	sed for addre	ess compariso	2///					



95CS66-29 2003-03-31

5. Diagram of Equivalent Circuit in Port Block


• Reading circuit diagrams

TMP95CS66 use essentially the same gate symbols as the standard CMOS logic IC (74HCxxx) series. The following lists the special symbols.


STOP: This symbol sets the HALT mode setting register to STOP mode (WDMOD<HALTM1:0>=0,1). When the CPU executes the HALT instruction, STOP is active 1.


Note that when the drive enable bit WDMOD < DRVE > is set to 1, STOP remains at 0.


• The input protection resistor operates in the range of tens to hundreds of Ω ms.




95CS66-30 2003-03-31









6. Use Precautions and Restrictions

- (1) Special Notations and Words
 - ① Description of internal I/O registers: Register symbol < bit symbol >

Example: T8RUN < T0RUN > · · · The T0RUN bit of the T8RUN register

② Read-modify-write instructions

Instructions which tell the CPU to read the data in memory, manipulate them, then write them back to memory are called read-modify-write instructions.

```
Example 1) SET 3, (T8RUN) ··· Sets bit 3 of the T8RUN register.

Example 2) INC 1, (100H) ··· Adds 1 to the data at address 100H.
```

• TLCS-900 read-modify-write instructions

```
Conversion instruction
```

EX (mem), R

Arithmetic operations

ADD (mem), R/# ADC (mem), R/#

SUB (mem), R/# SBC (mem), R/# INC #3, (mem) DEC #3, (mem)

Logic operations

AND (mem), R/# OR (mem), R/#

XOR (mem), R/#

Bit manipulation

STCF #3/A, (mem) SET #3, (mem)

RES #3, (mem) TEST #3, (mem)

CHG #3, (mem)

Rotate, shift

 RLC (mem)
 RRC (mem)

 RL (mem)
 RR(mem)

 SLA (mem)
 SRA (mem)

 SLL (mem)
 SRL (mem)

 RLD (mem)
 RRD (mem)

3 One state

The single cycle resulting from dividing the oscillation frequency by 2 is called "one state".

Example: At oscillation frequency 25 MHz

$$2/25 \text{ MHz} = 80 \text{ ns} = 1 \text{ state}$$

(2) Points of Note and Restrictions

① \overline{EA} pin, AM8/ $\overline{16}$ pin

This pin is connected to the VCC or the GND pin. Do not alter the level while the pin is active.

2 Warm-up counter

When releasing STOP mode (by interrupt, for example) in a system that uses an external oscillator, a warm-up time is required until the system clock is output. The warm-up counter operates during the warm-up time.

③ Programmable pull-up resistor

The pull-up resistor of a port can only be set to programmable or non-programmable in input port mode. When using a port as an output port, its pull-up resistor cannot be set to programmable.

Watchdog timer

As the watchdog timer is enabled after a reset, disable the watchdog timer when it is not required. Note that during bus release, the I/O block, including the watchdog timer, still operate.

⑤ CPU (Micro DMA)

Only "LDC cr, r" and "LDC r, cr" can write or read data to or from control registers (eg, transfer source register DMASx) in the CPU.


- 6 As this device does not support minimum mode, do not use the MIN instruction.
- 7 POP SR instruction

Please execute POP SR instruction during DI condition.

8 Releasing the HALT mode by requesting an interruption

Usually, interrupts can release all halts status. However, the interrupts = (NMI, INT0), which can release the HALT mode may not be able to do so if they are input during the period CPU is shifting to the HALT mode (for about 3 clocks of X1) with IDLE1 or STOP mode (IDLE2 is not applicable to this case). (In this case, an interrupt request is kept on hold internally.)

If another interrupt is generated after it has shifted to HALT mode completely, halt status can be released without difficultly. The priority of this interrupt is compare with that of the interrupt kept on hold internally, and the interrupt with higher priority is handled first followed by the other interrupt.



95CS66-35 2003-03-31



95CS66-36 2003-03-31