CMOS 16-bit Microcontrollers

TMP93CS42AF

1. **Outline and Device Characteristics**

The TMP93CS42A is high-speed advanced 16-bit microcontroller developed for controlling medium to large-scale equipment. The TMP93CS42A has a built-in ROM.

The TMP93CS42AF is housed in 100-pin flat package.

The device characteristics are as follows:

- (1) Original 16-bit CPU (900/L CPU)
 - TLCS-90 instruction mnemonic upward compatible
 - 16 M-byte linear address space
 - General-purpose registers and register bank system
 - 16-bit multiplication/division and bit transfer/arithmetic instructions
 - Micro DMA: 4 channels $(1.6 \mu s / 2 \text{ bytes at } 20 \text{ MHz})$
- (2) Minimum instruction execution time : 200 ns at 20 MHz
- Internal RAM: 2 Kbytes (3) Internal ROM: 64 Kbytes
- (4) External memory expansion
 - Can be expanded up to 16 M-bytes (for both programs and data).
 - Can mix 8- and 16-bit external data buses.
 - ··· Dynamic data bus sizing

(5)8-bit timer 2 channels 8-bit PWM timer 2 channels (6)16-bit timer 2 channels (7)Serial interface 2 channels (8)(9)10-bit AD converter 5 channels

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA

- making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

 The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments traffic signal instruments control instruments medical instruments. all types of transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

 The information contained herein is subject to change without notice.

93CS42A-1 2001-03-13

(10)Watchdog timer (11) Chip select/wait controller : 3 blocks (12)Interrupt functions 29 • 9 CPU interrupts ······ SWI instruction, and Illegal instruction • 12 internal interrupts 7-level priority can be set. • 8 external interrupts I/O ports: (13) $80 \, \mathrm{pins}$ (14)Standby function: 4 halt modes (RUN, IDLE2, IDLE1, STOP) (15)Clock gear function • Clock can be changed fc to fc/16. (16)Operating voltage • Vcc = 4.5 to 5.5 V

(17) Package

• P-QFP100-1414-0.50

93CS42A-2 2001-03-13




Figure 1.1 TMP93CS42A Block Diagram

2. Pin Assignment and Function

The assignment of input/output pins for the TMP93CS42A, their names and outline functions are described below.

2.1 Pin Assignment

Figure 2.1.1 shows pin assignment of the TMP93CS42AF.




Figure 2.1.1 shows pin assignment of TMP93CS42AF.

2.2 Pin Names and Functions

Table 2.2.1 Pin Names and Functions.

Table 2.2.1 Pin Names and Functions (1/4)

Pin name	Number of pins	I/O	Function
P00 to P07 AD0 to AD7	8	I/O Tri-state	Port 0: I/O port that allows selection of I/O on a bit basis Address/data (lower): Bits 0 to 7 of address/data bus
P10 to P17 AD8 to AD15 A8 to A15	8	I/O Tri-state Output	Port 1: I/O port that allows selection of I/O on a bit basis Address data (upper): Bits 8 to 15 of address/data bus Address: Bits 8 to 15 of address bus
P20 to P27 A0 to A7 A16 to A23	8	I/O Output Output	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor) Address: Bits 0 to 7 of address bus Address: Bits 16 to 23 of address bus
P30 RD	2	Output Output	Port 30: Output port. 72 pin is also used as RD, 61 pin is used only for P30. Read: Strobe signal for reading external memory
P31 WR	1	Output Output	Port 31: Output port Write: Strobe signal for writing data on pins AD0 to 7
P32 HWR	1	I/O Output	Port 32: I/O port (with pull-up resistor) High write: Strobe signal for writing data on pins AD8 to 15
P33 WAIT	1	I/O Input	Port 33: I/O port (with pull-up resistor) Wait: Pin used to request CPU bus wait
P34 BUSRQ	1	I/O Input	Port34: I/O port (with pull-up resistor) Bus request: Pin used to request bus release
P35 BUSAK	1	I/O Output	Port 35: I/O port (with pull-up resistor) Bus acknowledge: Pin used to acknowledge bus release
P36 R/W	1	I/O Output	Port 36: I/O port (with pull-up resistor) Read/write: 1 represents read or dummy cycle; 0, write cycle.
P37 RAS	1	I/O Output	Port 37: I/O port (with pull-up resistor) Row address strobe: Outputs RAS strobe for DRAM.
P40 CS0	1	I/O Output	Port 40: I/O port (with pull-up resistor) Chip select 0: Outputs 0 when address is within specified address area.
CAS0		Output	Column address strobe 0: Outputs CAS strobe for DRAM when address is within specified address area.

Note: This device's built-in memory or built-in I/O cannot be accessed with the external DMA controller using the \overline{BUSRQ} and \overline{BUSAK} signals.

Table 2.2.1 Pin Names and Functions (2/4)

Pin name	Number of pins	I/O	Function
P41 CS1 CAS1	1	I/O Output Output	Port 41: I/O port (with pull-up resistor) Chip select 1: Outputs 0 if address is within specified address area. Column address strobe 1: Outputs CAS strobe for DRAM if address is within specified address area.
P42 CS2 CAS2	1	I/O Output Output	Port 42: I/O port (with pull-down resistor) Chip select 2: Outputs 0 if address is within specified address area. Column address strobe 2: Outputs CAS strobe for DRAM if address is within specified address area.
P50 to P57 AN0 to AN4	8	Input Input	Port 5: Input port Analog input: Analog signal input for AD converter
RXD0		Input	Serial receive data 0
CTS0		Input	Serial data send enable 0 (Clear to Send)
RXD1		Input	Serial receive data 1
VREFH	1	Input	Pin for high level reference voltage input to AD converter
VREFL	1	Input	Pin for low level reference voltage input to AD converter
P60 to P67	8	I/O	Ports 60 to 67: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor)
P70 TI0	1	I/O Input	Port 70: I/O port (with pull-up resistor) Timer input 0: Timer 0 input
ĪNT9		Input	Interrupt request pin 9: Interrupt request pin with falling edge. (TTL level)
P71 TO1	1	I/O Output	Port 71: I/O port (with pull-up resistor) Timer output 1: Timer 0 or 1 output
P72 TO2	1	I/O Output	Port 72: I/O port (with pull-up resistor) PWM output 2: 8-bit PWM timer 2 output
P73 TO3	1	I/O Output	Port 73: I/O port (with pull-up resistor) PWM output 3: 8-bit PWM timer 3 output
P80 TI4 INT4	1	I/O Input Input	Port 80: I/O port (with pull-up resistor) Timer input 4: Timer 4 count / capture trigger signal input Interrupt request pin 4: Interrupt request pin with programmable rising / falling edge.
P81 TI5 INT5	1	I/O Input Input	Port 81: I/O port Timer input 5: Timer 4 count / capture trigger signal input Interrupt request pin 5: Interrupt request pin with falling edge. (TTL level)
P82 TO4	1	I/O Output	Port 82: I/O port (with pull-up resistor) Timer output 4: Timer 4 output pin
P83 TO5	1	I/O Output	Port 83: I/O port (with pull-up resistor) Timer output 5: Timer 4 output pin

Table 2.2.1 Pin Names and Functions (3/4)

Pin name	Number of pins	I/O	Function
P84 TI6 INT6	1	I/O Input Input	Port 84: I/O port (with pull-up resistor) Timer input 6: Timer 5 count / capture trigger signal input Interrupt request pin 6: Interrupt request pin with programmable rising / falling edge
P85 TI7 INT7	1	I/O Input Input	Port 85: I/O port (with pull-up resistor) Timer input 7: Timer 5 count / capture trigger signal input Interrupt request pin 7: Interrupt request pin with falling edge (TTL level)
P86 TO6	1	I/O Output	Port 86: I/O port (with pull-up resistor) Timer output 6: Timer 5 output pin
P87 INT0	1	I/O Input	Port 87: I/O port (with pull-up resistor) Interrupt request pin 0: Interrupt request pin with programmable level/falling edge (TTL level)
P90 TXD0	1	I/O Input	Port 90: I/O port (with pull-up resistor) Serial send data 0
P91	1	I/O	Port 91: I/O port (with pull-up resistor)
P92	1	I/O	Port 92: I/O port (with pull-up resistor)
P93 TXD1	1	I/O Output	Port 93: I/O port (with pull-up resistor) Serial send data 1
P94	1	I/O	Port 94: I/O port (with pull-up resistor)
P95 SCLK1	1	I/O I/O	Port 95: I/O port (with pull-up resistor) Serial clock I/O 1
P96	1	I/O	Port 96: I/O port (Open Drain Output)
P97	1	I/O	Port 97: I/O port (Open Drain Output)
PA0 to PA6	7	I/O	Port A0 to A6 : I/O ports
PA7 SCOUT	1	I/O Output	Port A7: I/O port System Clock Output: Outputs f _{FPH} or f _{SYS} clock
ĪNT8	1	Input	Interrupt request pin 8 : Interrupt request pin with falling edge. (TTL level)
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with programmable falling/rising edge
CLK	1	Output	Clock output: Outputs [f _{SYS}] Clock. Pulled-up during reset. can be disabled for reducing noise.
ĒĀ	1	Input	External access: "1" should be inputted. (See Note on usage 4 in section 7.)
ALE	1	Output	Address Latch Enable (Can be disabled for reducing noise.)
RESET	1	Input	Reset: Initializes TMP93CS42A. (with pull-up resistor)
X1/X2	2	I/O	High Frequency Oscillator connecting pin
TEST1/TEST2	2	Output /Input	TEST1 Should be connected with TEST2 pin.

Table 2.2.1 Pin Names and Functions (4/4)

Pin name	Number of pins	I/O	Function	
vcc	3		Power supply pin (All VCC pins are connected to the power supply source.)	
VSS	3		GND pin (All VSS pins are connected with GND (0 V).)	
AVCC	1		Power supply pin for AD converter	
AVSS	1		GND pin for AD converter (0 V)	

Note: Built-in pull-up / pull-down resistors can be released from the pins other than the \overline{RESET} pin by software.

3. Operation

This section describes the functions and basic operational blocks of the TMP93CS42A devices. See the [7]. Points of Concern and Restrictions] for the using notice and restrictions for each block.

3.1 CPU

The TMP93CS42A device has a built-in high-performance 16-bit CPU (900/L CPU). (For CPU operation, see TLCS-900/L CPU in the previous section).

This section describes CPU functions unique to the TMP93CS42A that are not described in the previous section.

3.1.1 Reset

To reset the TMP93CS42A, the \overline{RESET} input must be kept at 0 for at least 10 system clocks (Resetting initializes the clock gear to 1/16.: 16 μs at 20 MHz) within the operating voltage range and with a stable oscillation.

When reset is accepted, the CPU sets as follows:

• Program Counter (PC) according to Reset Vector that is stored 8000H to 8002H.

```
\begin{array}{ll} PC (7-0) & \leftarrow \text{ stored data to } 8000 H \\ PC (15-8) & \leftarrow \text{ stored data to } 8001 H \end{array}
```

 $PC(23-16) \leftarrow stored data to 8002H$

- Stack pointer (XSP) for system mode to 100H.
- Status register <IFF2-0> to 111. (Sets mask register to interrupt level 7.)
- Status register < MAX > to 1. (Sets to maximum mode)
- Status register < REP2-0 > to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from PC (reset vector). CPU internal registers other than the above are not changed.

When reset is accepted, processing for built-in I/Os, ports, and other pins are as follows

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input / output port mode.
- Watchdog timer is set to enable.
- Pulls up the CLK pin to 1.
- Sets the ALE pin to High Impeadance (High-z)
- Note 1: By resetting, register in the CPU except program counter (PC), status register (SR) and stack pointer (XSP) and the data in internal RAM are not changed.
- Note 2: The CLK pin is pulled up during reset. When the voltage is externally put down, there is possible to cause malfunctions.

Figure 3.1.1 shows the reset timing chart of TMP93CS42A.

TOSHIBA





Figure 3.1.1 TMP93CS42A Reset Timing Chart

93CS42A-10 2001-03-13

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP93CS42A.



Note: The 256 Byte Area from FFFF00H to FFFFFFH can not be used.

Figure 3.2.1 Memory map

3.3 Standby Function

Standby Control Circuits consists of System clock Controller, Prescaler Clock Controller, Internal clock pin output function and Standby Controller.

Figure 3.3.1 shows a transition figure. Figure 3.3.2 shows the block diagram.

Figure 3.3.3 shows I/O registers. Table 3.3.1 shows internal operation and system clock.




Figure 3.3.1 Clock mode transition figure

The Clock Frequency input from X1, X2 pin is called fc, and the clock frequency selected by SYSCR1 < SYSCK >, < GEAR2-0 > is called system clock f_{FPH} . The devided clock of f_{FPH} is called system clock f_{SYS} , and the 1 cycle of f_{SYS} is defined as 1 state.

Operating Mode	Oscillator (fc)	CPU	internal I/O	System clock f _{SYS}	
RESET		reset	reset	fc/ ₃₂	
NORMAL		operate	operate		
RUN	oscillation	oscillation stop	Operate	programmable (fc/ ₂ , fc/ ₄ , fc/ ₈ ,	
IDLE2			stop only AD	fc/ ₁₆ , fc/ ₃₂)	
IDLE1			a4 a 15		
STOP	stop		stop	stop	

Table 3.3.1 Internal operation and system clock




Figure 3.3.2 Block Diagram of Standby circuit

		7	6	5	4	3	2	1	0	
SYSCR0	Bit symbol							PRCK1	PRCK0	
(006EH)	Read/Write		R/W							
	After reset	1	0	1	0	0	0	0	0	
	Function	Set to 1	Set to 0	Set to 1	Set to 0	Set to 0	Set to 0	Prescaler cla 00 : f _{FPH} 01 : (reser 10 : fc/16 11 : (reser	ved)	
SYSCR1	Bit symbol						GEAR2	GEAR1	GEAR0	
(006FH)	Read/Write						R/	W		
	After reset					0	1	0	0	
	Function					Set to 0	to 0 select gear value of high frequency 000 : fc 001 : fc/2 010 : fc/4 011 : fc/8 100 : fc/16 101 : (reserved) 110 : (reserved) 111 : (reserved)		equency	
	Bit symbol	WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE	
(005CH)	Read/Write				R/	W				
	After reset	1	0	0	0	0	0	0	0	
	Function	WDT control 1 : enable	WDT Detectio 00: 2 ¹⁵ /f _{SYS} 01: 2 ¹⁷ /f _{SYS} 10: 2 ¹⁹ /f _{SYS} 11: 2 ²¹ /f _{SYS}	n Time	Warming Up Timer 0: 2 ¹⁴ / inputted frequency 1: 2 ¹⁶ / inputted frequency	Standby mod 00 : RUN mod 01 : STOP mo 10 : IDLE1 mo 11 : IDLE2 mo	le de ode	1 : Connects WDT output to RESET pin internally.	1 : Drives pin even in STOP mode	
CKOCR	Bit symbol					SCOSEL	SCOEN	ALEEN	CLKEN	
(006DH)	Read/Write						R/	w		
	After reset					0	0	0	0 ^{Note 2}	
	Function					SCOUT select 0:f _{FPH} 1:f _{SYS}	SCOUT output control 0:I/O ports 1:SCOUT output	ALE pin output control 0 : High-z 1 : ALE output	CLK pin output control 0 : High-z 1 : CLK output	

Note 1: SYSCR1<bit7 to 4> is always read as "1".

Note 2: The CLK pin is internally pulled up during reset.

Figure 3.3.3 I/O register about Standby

3.3.1 System Clock Controller

The system clock controller generates system clock (f_{SYS}) for CPU core and internal I/O. SYSCR1<GEAR 2 to 0> changes high frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16), these function can reduce the power consumption.

The system clock (f_{SYS}) is set to $f_{c}/32$ ($f_{c}/16 \times 1/2$) because of <GEAR2-0> ="100" by resetting. For example, f_{SYS} is set to 0.625 MHz by resetting the case of 20 MHz oscillator is connected to X1, X2 pins. The clock (f_{c}) can be easily obtained by connecting a resonator to the X1, X2 pins. Clock input from an external oscillator is also possible.




Figure 3.3.4 Examples of Resonator Connection

Note: Accurate Adjustment of the Oscillation Frequency

The CLK pin outputs 1/2 system clock frequency (fSYS/2) to monitor the oscillation clock.

With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

(High-speed clock gear changing)

To change the clock gear, write the register value to SYSCR1<GEAR2 to 0> register. It is necessary the warming up time until changing after writing the register value.

There is the possibility that the instruction next to the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction next to the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).

Example: SYSCR1 EQU 006FH

LD (SYSCR1), XXXX0001B ; Changes f_{SYS} to fc/4. LD (DUMMY), 00H ; Dummy instruction

Instruction to be executed by the clock gear after changing

3.3.2 Prescaler Clock Controller

The 9-bit prescaler provides a clock to 8-bit Timer 0, 1, 8 bit PWM0, 1, 16-bit Timer 4, 5, and Serial Interface 0, 1. And the 5-bit prescaler provides a clock to 8 bit PWM0, 1.

The clock input to the 5-bit prescaler is a clock divided by 2 which is selected either f_{FPH}or fc/16 by SYSCR0 < PRCK1, 0 > register.

The clock input to the 9-bit prescaler is a clock divided by 4 which is selected either f_{FPH}or fc/16 by SYSCR0 < PRCK1, 0 > register.

<PRCK1, 0> register is initialized to "00" by resetting. The clock selected by <SYSCK> is input.

When the IDLE 1 mode (operates only oscillator) is used, set TRUN<PRRUN> to '0' to reduce the power consumption of 9, 5-bit prescaler before 'HALT' instruction is executed.

3.3.3 Internal Clock Pin Output Function

(1) PA7/SCOUT pin

PA7/SCOUT pin outputs the internal clocks f_{FPH} or f_{SYS}.

The port A control register PACR<PA7C> and the clock output control register CKOCR<SCOEN, SCOSEL> specifies the clock and the pins. PA7/SCOUT pin is used as the input port by reset.

Table 3.3.2 shows Pin states in the respective operation modes which is under condition that PA7/SCOUT pin is specified as SCOUT output.

Operation	NORMAL	Halt mode	
Output clock	NOMINAL	RUN, IDLE2, IDLE1	STOP
f _{FPH}		Fixed to "0"	
f _{SYS}		Outputs f _{SYS} clock.	

Table 3.3.2 SCOUT pin states in the operation modes

(2) CLK pin

CLK pin outputs fsys divided by 2 internal clock.

Outputs are specified by the clock output control register CKOCR < CLKEN >. Writing "1" sets clock output, and writing "0" sets high impedance. CKOCR < CLKEN > is set to "0" after reset.

During reset, CLK pin is internally pulled up regardless of the value of < CLKEN > register.

Note: To set <CLKEN>="0" and set CLK pin to high impedance, pull up externally to prevent through current which follows to the input buffer of CLK pin.

3.3.4 Standby Controller

(1) Halt mode

When the HALT instruction is executed, the operating mode changes RUN, IDLE2, IDLE1 or STOP mode depending on the contents of the HALT mode setting register WDMOD<HALTM1,0>. Figure 3.3.5 shows the watchdog timer mode registers.




Figure 3.3.5 Watchdog timer mode register

The futures of RUN, IDLE2, IDLE1 and STOP modes are as follows.

RUN : Only the CPU halts; power consumption remains unchanged.

IDLE2 : The built-in oscillator and the specified I/O operates.

The Power Consumption is reduced to 1/2 than that during NORMAL operation.

IDLE1 : Only the built-in oscillator operates, while all other built-in circuits stop.

The Power Consumption is reduced to 1/5 or less than that during NORMAL operation.

STOP : All internal circuits including the built-in oscillator stop.

This greatly reduces power consumption.

The operations in the halt state is described in Table 3.3.3.

	Halt mode	RUN	IDLE2	IDLE1	STOP		
	WDMOD < HALTM1, 0>	WDMOD < HALTM1, 0 > 00 11 10					
	CPU		Halt				
	I/O port	Keep the state wh	en the "HALT" instruc	tion was executed.	See Table 3.3.6		
	8 bit Timer						
U O	8 bit PWM Timer						
1-	16 bit Timer						
M M	Serial Channel	Operat	e/////////////////////////////////////	St	ор		
	AD Converter						
	Watchdog Timer						
	Interrupt Controller						

Table 3.3.3 I/O Operation During Halt mode

(2) How to Release the Halt mode

These HALT states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combinations between the states of interrupt mask register <IFF2 to 0> and the halt modes. The details for releasing the HALT status are shown in Table 3.3.4.

• Released by requesting an interrupt

The operating released from the halt mode depends on the interrupt enabled status. When the interrupt request level set before executing the HALT instruction exceeds the value of the interrupt mask register, the interrupt due to the source is processed after releasing the halt mode, and CPU starts executing an instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the halt mode is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the halt mode regardless of the value of the mask register.)

However only for INTO interrupts, even if the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, releasing the halt mode is executed. In this case, interrupt processing is not processed, and CPU starts executing the instruction next to the HALT instruction, but the interrupt request flag is held at "1".

Release by resetting

Releasing all halt status is executed by resetting.

When the STOP mode is released by RESET, it is necessary enough resetting time (3ms or more) to set the operation of the oscillator to be stable.

When releasing the halt mode by resetting, the internal RAM data keeps the state before the "HALT" instruction is executed. However the other setting contents are initialized. (Releasing due to interrupts keep the state before the "HALT" instruction is executed.)

	Interi	Interrupt receiving status		Interrupt enable (Interrupt level) ≧ (Interrupt mask)			Interrupt disable (interrupt level) < (interrupt mask)			
		Halt mode	RUN	IDLE2	IDLE1	STOP	 			STOP
		NMI	•	•	*	◆ *1	_	_	_	-
e l		INTWDT	•	×	×	×	_	_	_	_
Sour	_	INT0	•	•	•	◆ *1	\circ	0	0	O*1
6	rupt	INT4 to 9	•	•	×	×	×	×	×	×
. <u> </u>	e	INTTO, 1	•	•	×	×	×	×	×	×
	l pt	INTTR4 to 7	•	•	×	×	×	×	×	×
A e		INTRX0, TX0	•	•	×	×	×	×	×	×
a t		INTRX1, TX1	•	•	×	×	×	×	×	×
Ϊ L		INTAD	•	×	×	×	×	×	×	×
		RESET	•	•	•	•	•	•	•	•

Table 3.3.4 Halt releasing source and Halt releasing operation

♦ : After releasing the halt mode, CPU starts interrupt processing. (RESET initializes LSI.)

O: After releasing the halt mode, CPU starts executing an instruction that follows the HALT instruction.

x: It can not be used to release the halt mode.


The priority level (interrupt request level) of non-maskable interrupts is fixed to highest priority level
 "7". There is not this combination type.

*1 : Releasing the halt mode is executed after passing the warming-up time.

Note: When releasing the halt mode is executed by INTO interrupt of the level mode in the interrupt enabled status, hold level "L" until starting interrupt processing. If level "H" is set before holding level "L", interrupt processing is correctly started.

(Example releasing "RUN" mode)

INTO interrupt releases HALT state when the RUN mode is on.



(3) Operation

① RUN mode

In the RUN mode, the system clock in the MCU continues to operate even after a HALT instruction is executed. Only the CPU stops executing the instruction. In the HALT state, an interrupt request is sampled with the falling edge of the "CLK" signal.

Releasing the RUN mode is executed by the external/internal interrupts. (See Table 3.3.4 Halt releasing source and Halt releasing operation.)

Figure 3.3.6 shows the timing for releasing the HALT state by interrupts in the RUN/IDLE2 mode.




Figure 3.3.6 Timing Chart for Releasing the HALT State by Interrupt in RUN/IDLE2 modes

② IDLE2 mode

In the IDLE2 mode, the system clock is supplied to only specific internal I/O devices, and the CPU stops executing the current instruction.

In the IDLE2 mode, the HALT state is released by an interrupt with the same timing as in the RUN mode. The IDLE2 mode is released by external/internal interrupt, except INTWDT/INTAD interrupts. (See Table 3.3.4 Halt releasing source and Halt releasing operation.)

In the IDLE2 mode, the watchdog timer should be disabled before entering the halt status to prevent the watchdog timer interrupt occurring just after releasing the halt mode.

3 IDLE1 mode

In the IDLE1 mode, only the internal oscillator operates. The system clock in the MCU stops, the CLK pin is fixed at the level "H" in the output enable (CKOCR<CLKEN>="1").

In the HALT state, and interrupt request is sampled synchronously with the system clock, however the HALT release (restart of operation) is performed synchronously with it.

IDLE1 mode is released by external interrupts (NMI, INT0). (See Table 3.3.4 Halt releasing source and Halt releasing operation.)

When the IDLE1 mode is used, setting TRUN<PRRUN> to "0" to stop 9, 5 bit prescaler before "HALT" instruction reduces the power consumption.

Figure 3.3.7 illustrates the timing for releasing the HALT state by interrupts in the IDLE1 mode.




Figure 3.3.7 Timing Chart for Releasing the HALT State by Interrupt in IDLE1 modes

4 STOP mode

The STOP mode is selected to stop all internal circuits including the internal oscillator. The pin status in the STOP mode is depended on setting the watchdog timer mode register WDMOD <DRVE>. (See Figure 3.3.5 for setting WDMOD <DRVE>.) Table 3.3.6 summarizes the state of these pins in the STOP mode.

The STOP mode is released by external interrupts (NMI, INT0). When the STOP mode is released, the system clock is started outputting after warming up timer to get the stabilized oscillation. A warming-up time can be set using WDMOD < WARM >. See the example of warming-up time (Table 3.3.5).

In the system which supplies stable clock generated by an external oscillator, the warming-up time can be reduced using T45CR < WCU >.

Figure 3.3.8 illustrates the timing for releasing the HALT state by interrupts in the STOP mode.




Figure 3.3.8 Timing Chart of HALT Released by Interrupt in STOP Mode

Table 3.3.5 The example of warming-up time after releasing the stop mode

Operation clock after	Warming-u	Clock	
the stop mode	WDMOD <warm>=0</warm>	WDMOD <warm> = 1</warm>	Clock
fc	0.8192	3.2768	
fc/2	1.6384	6.5536	
fc/4	3.2768	13.1072	fc = 20 MHz
fc/8	6.5536	26.2144	
fc/16	13.1072	52.4288	

How to calculate the warming-up time

 $\label{eq:wdmod} \begin{array}{ll} WDMOD <\!\!WARM\!\!>=\!\!"0" : Operation clock after the 2^{14}\!/\!STOP\ mode \\ WDMOD <\!\!WARM\!\!>=\!"1" : Operation clock after the 2^{16}\!/\!STOP\ mode \\ \end{array}$

Setting Example: The STOP mode is released by NMI.

Address




Table 3.3.6 Pin states in STOP mode

B: N	1/0	TMP93CS42A			
Pin Name	I/O	DRVE = 0	DRVE = 1		
P0	Input mode Output mode AD8~ to 15	<u>-</u>	Output		
P1	Input mode Output mode / A8 to 15 AD0 to 7	<u>-</u>	Output		
P2	Input mode Output mode / A0 to 7, A16 to 23	A	▲ Output		
P30 (RD), P31 (WR)	Output	_	Output		
P30	Output	Output	Output		
P32 to P37	Input mode Output mode	PU* PU*	Input mode Output mode		
P40, P41	Input mode Output mode	PU* PU*	Input mode Output mode		
P42 (CS2 / CAS2)	Input mode Output mode	PD* PD*	Input mode Output mode		
P5	Input	A	A		
P6	Input mode Input mode Output mode	PU* PU*	Input mode Output mode		
P70	Input mode Output mode	0 Input 0 Input	0 Input mode Output mode		
P71 to P73	Input mode Output mode	PU* PU*	Input mode Output mode		
P80, P82, P83, P84, P86	Input mode Output mode	PU* PU*	Input mode Output mode		
P81, P85, P87 (INTO)	Input mode Output mode	0 Input 0 Input	0 Input mode Output mode		
P90 to P95	Input mode Output mode	PU* PU*	Input mode Output mode		
PA6 to PA0	Input mode Output mode	- -			
PA7	Input mode Output mode, SCOUT	- -	Input mode Output mode		
NMI	Input	Input	Input		
ĪNT8	Input	0 Input	0 Input		
ALE	Output (<aleen> = '1')</aleen>	"L" level output	"L" level output		
CLK	Output (<clken> = '1')</clken>	_	"H" level output		
RESET	Input		Input		
ĒĀ	Input	Input	Input		
X1	Input	_	_		
X2	Output	"H" level output	"H" level output		
P97 to 96	Input mode Output mode	- -	Input Output*		

: Input for input mode / input pin is invalid; output mode / output pin is at high impedance.
 : Input gate in operation. Fix input voltage to "L" so that input pin stays constant.
 : Input gate in operation. Fix input voltage to "L" or "H" so that input pin stays constant.

0 input

Input

Output : Output state

Output*: Open-drain output state. Input gate in operation. Set output to "L" or attach pull-up on pin so that the

input gate stays content.

: Programmable pull-up pin. Fix the pin to avoid through current since the input gate operates when a

pull-up pin resistor is not set.

PU* Programmable pull-up pin. Input gate disable state. No through current even if the pin is set t high

impedance.

PD* : Programmable pull-down pin. Input gate disable state. No through current even if the pin is set t high

impedance.

: When HALT instruction is executed and CPU stops at the address of the port register, input gate in operation. Fix the pin to avoid through current and change the program. In the other cases, input for

input mode is invalid, output mode is at high impedance.

Note: Port registers are used for controlling programmable pull-up / pull-down. If a pin is also used for an output function (eg. TO1) and the output function is specified, whether pull-up or pull-down is selected depends on the output function data. If a pin is also used for an input function, whether pull-up or pull-down is selected depends on the port register setting value only.

3.4 Interrupts

Interrupts are controlled by the CPU interrupt mask register SR<IFF2-0> and the built-in interrupt controller.

interrupt sources:

- Interrupts from the CPU ··· 9 sources
 (Software interrupts, and Illegal (undefined) instruction execution)
- Interrupts from external pins (NMI, INTO and INT4 to 9) ··· 8 sources
- Interrupts from built-in I/Os ··· 12 sources

A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority (variable) can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.

When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register \langle IFF2 to 0 \rangle . If the value is greater than that the CPU interrupt mask register, the interrupt is accepted. However software interrupts and illegal instruction execution interrupts are not compared with \langle IFF2 to 0 \rangle , the interrupt is processed. The value in the CPU interrupt mask register \langle IFF2 to 0 \rangle can be changed using the EI instruction. Executing EI n changes the contents of \langle IFF2 to 0 \rangle to n. For example, programming EI 3 enables acceptance of maskable interrupts with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. When "EI" or "EI 0" is programmed, maskable interrupts with a priority of 1 or greater, and non-maskable interrupts are set in the interrupt instruction. (in the same way as the EI 1) The DI instruction (\langle IFF2 to 0 \rangle =7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable maskable interrupts to be accepted. The EI instruction becomes effective immediately after execution. (With the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction.)

In addition to the general-purpose interrupt processing mode described above, there is also a micro DMA processing mode. Micro DMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.4.1 is a flowchart showing overall interrupt processing.




Figure 3.4.1 Interrupt Processing Flowchart

3.4.1 General-Purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows. In the software interrupts or the illegal instruction execution interrupts from CPU, the following (1) and (3) are not executed.

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority, then clears the interrupt request.

 The default priority is fixed as follows: the smaller the vector value, the higher the priority.
- (2) The CPU pushes the program counter and the status register to the system stack area (area indicated by the system mode stack pointer (XSP)).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2 to 0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU increments the INTNEST (Interrupt Nesting Counter).
- (5) The CPU jumps to address stored at 8000H + interrupt vector, then starts the interrupt processing routine.

The following diagram shows all the above processing state number.

Bus Width of	Bus Width of Interrupt	Interrupt processing state number		
Stack Area	Vector Area	MAX mode	MIN mode	
o	8	35	31	
°	16	31	27	
16	8	29	27	
	16	25	23	

To complete the interrupt processing, the RETI instruction is usually used.

Executing this instruction restores the contents of the program counter and the status registers and decrements INTNEST (Interrupt Nesting Counter).


Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2 to 0>. The CPU mask register <IFF2 to 0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

The interrupt request with a priority higher than the accepted now interrupt during the CPU is processing above (1) to (5) is accepted before the 1'st instruction in the interrupt processing routine, causing interrupt processing to nest.

The CPU does not accept an interrupt request of the same level as that of the interrupt being processed. (Non-maskable interrupts can be accepted, causing interrupt processing to nest.)


Resetting initializes the CPU mask registers <IFF2 to 0> to 7; therefore, maskable interrupts are disabled.

(1) Maskable interrupt




During execution of the main program, the CPU accepts an interrupt request. The CPU increments the IFF so that the interrupts of level 1 are not accepted during processing the interrupt routine.

(2) Non-maskable interrupt




DI instruction is executed in the main program, so that the interrupts of only level 7 are accepted. The CPU does not increment the IFF even if the CPU accepts an interrupt request of level 7.

(3) Interrupt nesting




During processing the interrupts of level 3, the IFF is set to 4. When an interrupt with a level higher than level 4 is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

(4) Software interrupt



The CPU accepts the software interrupt request during DI status (IFF = 7) because of the level 7. The IFF is not changed by the software interrupts.

(5) Interrupt sampling timing



If an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level. The program counter which returns at ⑤ is the start address of INTTO interrupt routine.

Example: (underline) : Instruction (0, 0), (0, 0) : Execution flow

The addresses 008000H to 0080FFH (256 bytes) of the TMP93CS42A are assigned for interrupt vector area.

Table 3.4.1 TMP93CS42A Interrupt Table

Default priority	Туре	Interrupt source	Vector value "V"	Address refer to vector	Mico DMA start vector
1		Reset, or SWI0 instruction	0 0 0 0 H	8000H	-
2		SWI 1 instruction	0004H	8004H	_
3		Illegal instruction, or SWI2	0008H	8008H	-
4	Non-	SWI 3 instruction	000CH	800CH	_
5	maskable	SWI 4 instruction	0010H	8010H	_
6		SWI 5 instruction	0 0 1 4 H	8 0 1 4 H	_
7		SWI 6 instruction	0 0 1 8 H	8018H	_
8		SWI 7 instruction	0 0 1 C H	8 0 1 C H	_
9		NMI : NMI pin	0 0 2 0 H	8020H	08H
10		INTWD : Watchdog timer	0 0 2 4 H	8024H	09H
11		INTO : INTO pin input	0 0 2 8 H	8028H	0AH
12		INT4 : INT4 pin input	0 0 2 C H	802CH	0BH
13		INT5 : INT5 pin input	0 0 3 0 H	8030H	0CH
14		INT6 : INT6 pin input	0 0 3 4 H	8 0 3 4 H	0DH
15		INT7 : INT7 pin input	0 0 3 8 H	8038H	0EH
-		(Reserved)	0 0 3 C H	8 0 3 C H	-
16		INTTO : 8-bit timer0	0 0 4 0 H	8 0 4 0 H	10H
17		INTT1 : 8-bit timer1	0 0 4 4 H	8 0 4 4 H	11H
18		INT8 : INT8 pin input	0 0 4 8 H	8 0 4 8 H	12H
19		INT9 : INT9 pin input	0 0 4 C H	8 0 4 C H	13H
20		INTTR4 : 16-bit timer4 (TREG4)	0 0 5 0 H	8 0 5 0 H	14H
21	Maskable	INTTR5 : 16-bit timer4 (TREG5)	0 0 5 4 H	8 0 5 4 H	15H
22		INTTR6 : 16-bit timer5 (TREG6)	0 0 5 8 H	8058H	16H
23		INTTR7 : 16-bit timer5 (TREG7)	0 0 5 C H	8 0 5 C H	17H
24		INTRX0 : Serial receive (Channel.0)	0060H	8060H	18H
25		INTTX0 : Serial send (Channel.0)	0 0 6 4 H	8 0 6 4 H	19H
26		INTRX1 : Serial receive (Channel.1)	0068H	8068H	1AH
27		INTTX1 : Serial send (Channel.1)	006CH	806CH	1BH
28		INTAD : AD conversion completion	0070H	8 0 7 0 H	1CH
-		(Reserved)	0 0 7 4 H	8 0 7 4 H	_
to		to	to	to	to
_		(Reserved)	00FCH	8 0 F C H	_

Setting to Reset / Interrupt Vector

① Reset Vector

The vector base addresses are depended on the products.

Type No.	Type No. Vector base address PC setting sequence after reset		Notes
TMP93CS42A/PS42A	008000Н	PC (7 to 0) ← address 8000H PC (15 to 8) ← address 8001H PC (23 to 16) ← address 8002H	P27 to 20/A23 to 16 pins input ports with pull-down due to reset. The logic data is "00H". When Port 2 is used as A23 to 16 pins to access the program ROM, set PC (23 to 16) to "00H" and the reset vector to "0000H to FFFFH". (for mainly products without ROM)

2 Interrupt Vector (except Reset Vector)

XX : Don't care

(Setting Example)

Reset Vector: 8100H, NMI Vector: 9ABCH, INTAD Vector: 123456H.

ORG	8000H	
DL	<u>008100</u> H	; Reset = 8100H
ORG	8020H	
DL	<u>009ABC</u> H	; NMI = 9ABCH
ORG	8070H	
DL	<u>123456</u> H	; INTAD = 123456H
ORG	8100H	
LD	A, B	(cf)
		ORG, DL are the Assembler Directive.
ORG	9ABCH	ORG: control location counter
LD	В, С	DL : define the long word (32 bits) data
ORG	123456H	
LD	C, A	
	-	

3.4.2 Micro DMA

In addition to the conventional interrupt processing, the TMP93CS42A also has a micro DMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is micro DMA mode or general-purpose interrupt. If micro DMA mode is requested, the CPU performs micro DMA processing.

The micro DMAcan process at very high speed compared with the TLCS-90 micro DMA because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC instruction.

(1) Micro DMA operation

Micro DMA operation starts when the accepted interrupt vector value matches the micro DMA start vector value set in the interrupt controller. The micro DMA has four channels so that it can be set for up to four types of interrupt source.

When a micro DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, micro DMA processing is completed; if the value in the counter after decrementing is 0, general-purpose interrupt processing is performed. In read-only mode, which is provided for DRAM refresh, the value in the counter is ignored and dummy read is repeated.

32-bit control registers are used for setting transfer source / destination addresses. However, the TMP93CS42A has only 24 address pins for output. A 16M-byte space is available for the micro DMA.


There are two data transfer modes: one-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source / destination address after transfer can be done in both modes. Therefore data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.

The transfer counter has 16 bits, so up to 65536 transfers (the maximum when the initial value of the transfer counter is 0000H) can be performed for one interrupt source by micro DMAprocessing.

When the transfer counter is decremented to "0" after data is transferred with micro DMA, general-purpose interrupt processing is performed. After processing the general-purpose interrupt, starting the interrupts of the same channel restarts the transfer counter from 65536. Reset the transfer counter in the processing routine of the general-purpose interrupt.

Interrupt sources processed by micro DMA processing are 20 sources with the micro DMA start vectors listed in Table 3.4.1.

The following timing chart is a micro DMA cycle of the Transfer Address INC rement mode (the other mode except the Read-only mode is same as this) (Condition: MAX mode, 16 bit Bus width for 16M Byte, 0 wait)




Note 3: This may be a dummy cycle with instruction queue buffer. Note 1: This is added 2 states the case of the bus width of source address area is 8 bits or the address starts from an odd number.

Note 2: This added 2 states the case of the bus width of destination address area is 8 bits or the address starts from an odd number.

Figure 3.4.2 Micro DMA cycle (COUNT≠0)

93CS42A-33 2001-03-13




area is 8 bits or the address starts from an odd number.

Note 2: This added 2 states the case of the bus width of destination address

Figure 3.4.3 icro DMA cycle (COUNT = 0)

(2) Register configuration (CPU control register)



These Control Register can not be set only "LDC cr, r" instruction.

(eg.)

LD XWA, 100H

LDC DMAS0, XWA

LD XWA, 50H

LDC DMAD0, XWA

LD WA, 40H

LDC DMAC0, WA

LD A, 05H

LDC DMAM0, A

(3) Transfer mode register details: DMAM0 to 3

0	0	0	0	Mode Note: When setting values for this register, set the upper 4 bits to 0.	
	,	1	V	Z: 0 = byte transfer, 1 = word transfer	execution time ↓
0	0	0	Z	Transfer destination address INC mode for I/O to memory (DMADn +) ← (DMASn) DMACn←DMACn − 1 if DMACn = 0 then INT.	16 states (1.6 μs)
0	0	1	Z	Transfer destination address DEC mode for I/O to memory (DMADn −) ← (DMASn) DMACn←DMACn − 1 if DMACn = 0 then INT.	16 states (1.6 μs)
0	1	0	Z	Transfer source address INC mode	16 states (1.6 μs)
0	1	1	Z	Transfer source address DEC mode	16 states (1.6 μs)
1	0	0	Z	Fixed address mode I/O to I/O (DMADn) ← (DMASn) DMACn←DMACn − 1 if DMACn = 0 then INT.	16 states (1.6 μs)
1	0	1	0	Read-only mode	14 states (1.4 μs)
1	0	1	1	Counter mode	11 states (1.1 μs)

Note 1: n: corresponds to high-speed μ DMA channels 0 to 3.

DMADn+/DMASn+: Post-increment (Increments register value after transfer.)

DMADn -/ DMASn -: Post-decrement (Decrement register value after transfer.)

Note 2: Execution time: When setting source address/destination address area to 16-bit bus,

0WAIT.

Note 3: Do not use the codes other than the above mentioned codes for transfer mode register.

< Example for Usage of read only mode (DRAM refresh)>

X Clock Condition

```
System Clock: fc
Clock Gear : 1 (fc)
```

When the hardware configuration is as follows:

DRAM mapping size: =1 MB DRAM data bus size: =8 bits

DRAM mapping address range: = 100000H to 1FFFFFH

Set the following registers first; refresh is performed automatically.

① Register initial value setting

```
LD XIX, 100000H
```

LDC DMAS0, XIX ··· mapping start address

LD A, 00001010B

LDC DMAMO, A ··· read only mode (for DRAM refresh)

2 Timer setting

Set the timers so that interrupts are generated at intervals of 62.5 μs or less.

③ Interrupt controller setting

Set the timer interrupt mask higher than the other interrupts mask. Write the above timer interrupt vector value in the High-Speed micro DMA start vector register, DMA0V.

(Operation description)

The DRAM data bus is an 8-bit bus and the micro DMA is in read-only mode (4 byte), so refresh is performed for four times per interrupt.

When a 512 refresh / 8ms DRAM is connected, DRAM refresh is performed sufficiently if the microDMA is started every 15.625 μ s × 4 = 62.5 μ s or less, since the timing is15.625 μ s / refresh.

(Overhead)

Each processing time by the micro DMA is 1.8 μ s (18 states) at 20 MHz with an 8-bit data bus. In the above example, the micro DMA is started every 62.5 μ s, 1.8 μ s / 62.5 μ s = 0.0288; thus, the overhead is 2.88 %.

(Note)

When the Bus is released which must wait to accept the interrupt, DRAM refresh is not performed because of the micro DMA is generated by an interrupt.

3.4.3 Interrupt Controller

Figure 3.4.4 is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the HALT release signal circuit.

Each interrupt channel (total of 20 channels) in the interrupt controller has an interrupt request flag, interrupt priority setting register, and a register for storing the micro DMA start vector. The interrupt request flag is used to latch interrupt requests from peripheral devices.

The flag is cleared to 0 at the following conditions.

- at reset
- when the CPU reads the interrupt vector after acceptance of interrupt
- when the CPU executes an instruction that clears the interrupt of that channel (writes 0 in <IxxC> of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

 $INTE0AD \leftarrow ---- 0 ---$ Zero-clears the INT0 Flip Flop.

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (eg, INTE0AD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the non-maskable interrupt ($\overline{\text{NMI}}$ pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority.

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2 to 0> set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR<IFF2 to 0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR<IFF2 to 0>.

The interrupt controller also has four registers used to store the micro DMA start vector. These are I/O registers. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.4.1), enables the corresponding interrupt to be processed by micro DMA processing. The values must be set in the micro DMA parameter registers (eg, DMAS and DMAD) prior to the micro DMA processing.




Figure 3.4.4 Block Diagram of Interrupt Controller

(1) Interrupt priority setting register

Symbol	Address	7	6	5	4	3	2	1 1	. 0	l
			1	NTAD			IN	ITO		←Interrupt
INTE0AD	0070H	IADC	IADM	2 IADM1	IADM0	10C	: I0M2	10M1	: 10M0	←Bit sym
INTEUAD	007011	R/W	<u> </u>	W		R/W	<u> </u>	W		←Read/W
		0	0	. 0	0	0	0	0	0	←After re
				INT5			IN	IT4]
INTE45	0071H	I5C	: 15M2	: : I5M1	: I5M0	I4C	: I4M2	: I4M1	: I4M0	
INTE45	007111	R/W	1	W		R/W		W		
		0	0	0	0	0	0	0	0	
				INT7			IN	IT6		
INTE67	0072H	I7C	: I7M2	: I7M1	17M0	I6C	: I6M2	16M1	: I6M0	
INTEO	007211	R/W		W		R/W		W		
		0	0	. 0	0	0	0	0	0	
			INTT	1 (Timer1)			INTT0 (Timer0)		
INITET 10	007311	IT1C	IT1M	2 i IT1M1	IT1M0	IT0C	: IT0M2	IT0M1	IT0M0	
INTET10	0073H	R/W		W		R/W		W]
		0	. 0	. 0	. 0	0	. 0	0	. 0	
				INT9			IN	IT8]
INITEGO	007411	19C	19M2	! I9M1	19M0	I8C	18M2	18M1	18M0	1
INTE89	0074H	R/W	:	W		R/W	-	W		1
		0	0	. 0	. 0	0	0	. 0	. 0	1
			INTTE	R5 (TREG5)			INTTR4	(TREG4)		1
		IT5C	: IT5M:		: IT5M0	IT4C	-	IT4M1	: IT4M0	1
INTET54	0075H	R/W				R/W		·w		1
		0	. 0	. 0	. 0	0	: 0	0	. 0	1
			INTTE	R7 (TREG7)			INTTR6	(TREG6)		1
	007511	IT7C	: IT7M		: IT7M0	IT6C		IT6M1	: IT6M0	1
INTET76	0076H	R/W				R/W		w		1
		0	0	0	0	0	0	0	0	1
			11	NTTX0			INT	RX0		1
INITEGO	007711	ITX0C	: ITX0M	12 : ITX0M1	: ITX0M0	IRX0C	: IRX0M2	: IRX0M1	: IRX0M0	1
INTES0	0077H	R/W		W		R/W		W		1
		0	0	0	. 0	0	. 0	0	0	1
			11	NTTX1			INT	RX1		1
		ITX1C	ITX1M	I2 : ITX1M1	ITX1M0	IRX1C			IRX1M0	1
INTES1	0078H	R/W		W		R/W		W		1
		0	0	. 0	: 0	0	. 0		: 0	1
	•									•
		•								
lxxM2	lxxM1	IxxM	10		Function	(\\/rito)				
0	0	0		rohibits into		• •				
0		1	5	ets interrup	errupt regt st request le	evel to "1	"			
0	1	Ö		ets interrup						
Ö	1	1		ets interrup						
1	0	0	S	ets interrup	t request l	evel to "4	" .			
1	0	1		ets interrup						
1	1	0		ets interrup			<i>"</i> .			
1	1	1	P	rohibits into	errupt requ	iest.				
lxxC		Function	n (Read)			Functio	n (Write)			
0	Indica		` '				ot request	1		
				•	+					
1	Indica	tes interri	upt requ	iest.	<u> </u>	Don	't care			

Note 1: Read-modify-write is prohibited.


Note 2:

Note about clearing interrupt request flag
The interrupt request flag of INTAD, INTRX1 are not cleared by writing "0" to IxxC because of they are level
interrupts. They can be cleared only by resetting or reading the conversion value or the receive buffer.

Figure 3.4.5 Interrupt priority setting register

(2) External interrupt control

Interrupt Input Mode Control Register



Note3: Read-modify-write is prohibited. Note4: IIMC < bit7 to 3 > is always read as "1".

Note5: See Electrical characteristics in section 4 for external interrupt input pulse.

Figure 3.4.6 Interrupt Input Mode Control Register

Table 3.4.2 Setting of External Interrupt Pin Functions

Interrupt	Pin name	Mode	Setting method
NMI	_	Falling edge	IIMC <nmiree> = 0</nmiree>
		edges	IIMC <nmiree> = 1</nmiree>
ĪNT0	P87	→ Falling edge	IIMC< 0LE> = 0, < 0 E> = 1
INTO	F67	<u></u> Level	
INT4	P80	Rising edge	T4MOD <cap12m1, 0=""> = 0, 0 or 0, 1 or 1, 1</cap12m1,>
11114	F 60	¬ Falling edge	T4MOD <cap12m1, 0=""> = 1, 0</cap12m1,>
ĪNT5	P81	¬ Falling edge	
INITG	D04	_ ∫ Rising edge	T5MOD <cap34m1, 0=""> = 0, 0 or 0, 1 or 1, 1</cap34m1,>
INT6	P84	─ \ _ Falling edge	T5MOD <cap34m1, 0=""> = 1, 0</cap34m1,>
ĪNT7	P85	¬∟ Falling edge	
ĪNT8	_	Falling edge	
ĪNT9	P70	Falling edge	

(3) Micro DMA start vector

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the bit 2 to 6 interrupt vector with each channel's micro DMA start vector. When both match, the interrupt is processed in micro DMA mode for the channel whose value matched.

If the interrupt vector matches more than two channel, the channel with the lower channel number has a higher priority.

Micro DMA 0 Start Vector

DMA0V (007CH)

	7	6	5	4		3	:	2		1		0
Bit symbol				DMA0V4		DMA0V3	:	DMA0V2	D	MA0V1		DMA0V0
Read/Write								W				
After reset		:		0	:	0	1	0		0	-	0
Function	Micro DMA channel 0 processed by matching bits 2 to 6 of the interrupt vector.											

Micro DMA 1 Start Vector

DMA1V (007DH)

	7	6	5	4	3	2	1	0		
Bit symbol				DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0		
Read/Write						W				
After reset				0	0	0	0	0		
Function	Micro DMA	Micro DMA channel 1 processed by matching bits 2 to 6 of the interrupt vector.								

Micro DMA 2 Start Vector

DMA2V (007EH)

	7	6	5	4	3	2	1	0		
Bit symbol				DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0		
Read/Write						W				
After reset				0	0	0	0	0		
Function	Micro DMA	licro DMA channel 2 processed by matching bits 2 to 6 of the interrupt vector.								

Micro DMA 3 Start Vector

DMA3V (007FH)

	7	6	5	4	3	2	1	0
Bit symbol				DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
Read/Write						W		
After reset				0	0	0	0	0
Function	Micro DMA	channel 3 p	rocessed by	matching b	its 2 to 6 of	the interrup	t vector.	

Note: Read-modify-write is not possible for DMA0V to DMA3V.

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt request flag while reading the interrupt vector after accepting the interrupt. If so, the CPU would start the interrupt processing from the address "8028H".

To avoid the above occurring, clear the interrupt request flag by entering the instruction to clear the flag after the DI instruction. In the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing instruction and following more than one instruction are executed. When EI instruction is placed immediately after clearing instruction, an interrupt becomes enable before interrupt request flags are cleared.

In the case of changing the value of the interrupt mask register <IFF2 to 0> by execution of POR SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

3.5 Functions of Ports

The TMP93C42A has 80 bits for I/O ports.

These port pins have I/O functions for the built-in CPU and internal I/Os as well as general-purpose I/O port functions. Table 3.5.1 lists the function of each port pin. Table 3.5.2 lists I/O registers and specification.

(R: ↑ = With programmable pull-up resistor

Table 3.5.1 Functions of Ports ↓ = With programmable pull-down resistor)

Port name	Pin name	Number of pins	Direction	R	Direction setting unit	Pin name for built-in function
Port0	P00 to P07	8	I/O	_	Bit	AD0 to AD7
Port1	P10 to P17	8	I/O	-	Bit	AD8 to AD15 / A8 to A15
Port2	P20 to P27	8	I/O		Bit	A0 to A7 / A16 to A23
Port3	P30 (72 pin)	1	Output	_	(Fixed)	RD
	P30 (61 pin)	1	Output	-	(Fixed)	_
	P31	1	Output	-	(Fixed)	WR
	P32	1	I/O	1	Bit	HWR
	P33	1	I/O	\uparrow	Bit	WAIT
	P34	1	I/O	1	Bit	BUSRQ
	P35	1	I/O	1	Bit	BUSAK
	P36	1	I/O	 	Bit	R∕ W
	P37	1	I/O	 	Bit	RAS
Port4	P40	1	I/O	\uparrow	Bit	CSO / CASO
	P41	1	I/O	†	Bit	CS1/CAS1
	P42	1	I/O	j	Bit	CS2/CAS2
Port5	P50 to P54	5	Input	-	(Fixed)	AN0 to AN4
	P55	1	Input	-	(Fixed)	RXD0
	P56	1	Input	-	(Fixed)	CTS0
	P57	1	Input	_	(Fixed)	RXD1
Port6	P60 to P67	8	1/0	1	Bit	_
Port7	P70	1	I/O	-	Bit	TI0/INT9
	P71	1	I/O	1	Bit	TO1
	P72	1	I/O	1	Bit	TO2
	P73	1	I/O	1	Bit	TO3
Port8	P80	1	I/O	1	Bit	TI4/INT4
	P81	1	I/O	-	Bit	TI5/INT5
	P82	1	I/O	1	Bit	TO4
	P83	1	I/O	1	Bit	TO5
	P84	1	I/O	1	Bit	TI6/INT6
	P85	1	I/O	-	Bit	TI7/INT7
	P86	1	I/O	1	Bit	TO6
	P87	1	I/O	-	Bit	ĪNTO
Port9	P90	1	1/0	1	Bit	TXD0
	P91	1	I/O	1	Bit	_
	P92	1	I/O	1	Bit	_
	P93	1	I/O	1	Bit	TXD1
	P94	1	I/O	1	Bit	
	P95	1	I/O	1	Bit	SCLK1
	P96	1	I/O	-	Bit	-
	P97	1	I/O	-	Bit	_
PortA	PA0 to PA6	7	I/O	-	Bit	
	PA7	1	I/O	-	Bit	SCOUT (PA7)

Table 3.5.2 I/O registers and specification (1/2)

X : Don't care

	X:Don (care						
Port	Name	Specification	I.	/O registe	r		
			Pn	PnCR	PnFC		
Port 0	P0 (0 to 7)	Input port	×	0			
		Output port	×	1	None		
		AD (0 to 7) bus	×	×			
Port 1	P1 (0 to 7)	Input port	×	0	0		
		Output port	×	1	0		
		AD (8 to 15) bus (Note 1)	×	0	1		
		A (8 to 15) output (Note 1)	×	1	1		
Port 2	P2 (0 to 7)	Input port (without PD)	1	0	0		
		Input port (with PD)	0	0	0		
		Output port	×	1	0		
		A (0 to 7) Output	1	0	1		
		A (16 to 23) output	1	1	1		
Port 3	P30 (Pin No. 72)	Output port	×	None	0		
		Outputs RD only when accessing external space	×	INOTIE	1		
	P30 (Pin No. 61)	Output Port	×	None	×		
	P31	Output port	×	None	0		
		Outputs WR only when accessing external space	×	INOTIE	1		
	P3 (2 to 7)	Input port (without PU)	0	0	0		
		Input port (with PU)	1	0	0		
		Output port	×	1	0		
	P32	HWR Output	×	1	1		
	P33	WAIT Input (without PU)	0	0	None		
		WAIT Input (with PU)	1	0	INOTIE		
	P34	BUSRQ Input (without PU)	0	0	1		
		BUSRQ Input (with PU)	1	0	1		
	P35	BUSAK Output	×	1	1		
	P36	R/W Output	×	1	1		
	P37	RAS Output	×	1	1		
Port 4	P4 (0 to 1)	Input port (without PU)	0	0	0		
		Input port (with PU)	1	0	0		
		Output port	×	1	0		
	P42	Input port (without PD)	1	0	0		
		Input port (with PD)	0	0	0		
		Output port	×	1	0		
	P40	CSO Output (Note 2)	×	1	1		
	P41	CS1 Output (Note 2)	×	1	1		
	P42	CS2 Output (Note 2)	×	1	1		
Port 5	P5 (0 to 7)	Input port	×				
	P5 (0 to 4)	AN (0 to 4) Input (Note 3)	×				
	P55	RXD0 Input	×	No	ne		
	P56	CTSO Input	×				
	P57	RXD1 Input	×				
Port 6	P6 (0 to 7)	Input port (without PU)	0	0			
		Input port (with PU)	1	0	None		
		Output port	×	1			

Note 1:

This function is changed by chip select/wait controller. CS/WAIT control register BnCS < BnCAS > selects the wave form output from P40 to 42 pins, $\overline{CS0}$ to $\overline{CAS0}$ to $\overline{CAS2}$. The channel for AD input is selected by ADMOD2 < ADCHn > (n = 0 to 2). Note 2:

Note 3:

Table 3.5.2 I/O registers and specification (2/2)

X : Don't care

			<u></u>	X : Don't care				
Port	Name	Specification	l l	/O registe	r			
			Pn	PnCR	PnFC			
Port 7	P7 (1 to 3)	Input port (without PU)	0	0	0			
		Input port (with PU)	1	0	0			
		Output port	×	1	0			
	P70	TI0/INT9 Input (without PU)	×	0				
		Input port (with PU)	×	0	None			
		Output port	×	1				
	P71	TO1Output port	×	1	1			
	P72	TO2Output port	×	1	1			
	P73	TO3Output port	×	1	1			
Port 8	P8 (0 to 7)	Input port (without PU)	0	0	0			
		Input port (with PU)	1	0	0			
		Output port	×	1	0			
	P80	TI4/INT4 Input (without PU)	0	0	None			
		TI4/INT4 Input (with PU)	1	0	INOTIE			
	P81	TI5/INT5 Input (without PU)	×	0	None			
	P84	TI6/INT6 Input (without PU)	0	0	None			
		TI6/INT6 Input (with PU)	1	0	None			
	P85	TI7/INT7 Input (without PU)	×	0	None			
	P82	TO4 Output	×	1	1			
	P83	TO5 Output	×	1	1			
	P86	TO6 Output	×	1	1			
	P87 (Note 4)	INTO Input (without PU)	×	0	None			
Port 9	P9 (0 to 5)	Input port (without PU)	0	0	0			
		Input port (with PU)	1	0	0			
		Output port	×	1	0			
	P90	TXD0 Output	×	1	1			
	P93	TXD1 Output	×	1	1			
	P95	SCLK1 Output	×	1	1			
		SCLK1 Input (without PU)	0	0	0			
		SCLK1 Input (with PU)	1	0	0			
	P9 (6 to 7)	Input port	×	0	None			
		Output port (Note 5)	×	1	INOTIE			
Port A	PA (0 to 7)	Input port	×	0				
		Output port	×	1	None			
	PA7	SCOUTOutput port (Note 6)	×	1				

Note 4: Using P87 pin as INTO, IIMC register has to be set enable interrupt.

Note 5: Using P96/P97 as output port, Output is through the open-drain buffer.

Note 6: Using PA7 as SCOUT, PAFC register has to be written suitable value.

Resetting makes the port pins listed below function as general-purpose I/O ports. I/O pins programmable for input or output are set to input ports except P96, P97. To set port pins for built-in functions, a program is required.

※ Note about the Bus Release and programmable pull-up / down I/O ports.

When the bus is released (\overline{BUSAK} ="0"), the output buffer of AD0 to 15, A0 to 23, control signal (\overline{RD} , \overline{WR} , \overline{HWR} , R/\overline{W} , \overline{RAS} , $\overline{CS0}$ / $\overline{CAS0}$ to $\overline{CS2}$ / $\overline{CAS2}$) is off and their state become high-impeadance. However, the output of built-in programmable pull up / down resistors are kept before the bus is released. These programmable pull up / down resistors can be selected ON/OFF by programmable when they are used as the input ports.

The case of they are used as the output ports, they can not be selected ON/OFF by programmable. Table 3.5.3 shows the pin state when the bus is released.

Table 3.5.3 The pin State (when the bus is released)

Pin Name	The Pin State (when	n the bus is released)
Pin Name	Used as the port	Used as the function
P00 to P07 (AD0 to AD7) P10 to P17 (AD8 to 15/A8 to 15)	The state is not changed. (do not become to high-impedance (High-z).)	become high-impedance (High-z).
P30 (RD : Pin No. 72) P31 (WR)	becomes high-impedance (High-z).	becomes high-impedance (High-z).
P30 (Pin No. 61)	The state is not Changed. (do not become to high-impedance (High-z).)	
P32 (HWR) P37(RAS)	The output buffer is OFF. The programmable pull up resistor is ON the case of only the output latch is equal to "1".	The output buffer is OFF. The programmable pull up resistor is ON irrespective of the output latch.
P36 (R/W) P40 (CSO / CASO) P41 (CS1 / CAS1)	The output buffer is OFF. The programmable pull up resistor is ON the case of only the output latch is equal to "1".	The output buffer is OFF. The programmable pull up resistor is ON irrespective of the output latch.
P42 (CS2 / CAS2)	The output buffer is OFF. The programmable pull down resistor is ON the case of only the output latch is equal to "0".	The output buffer is OFF. The programmable pull down resistor is undefined.
P20-P27 (A16 to 23)	The state is not Changed. (do not become to high-impedance (High-z).)	The output buffer is OFF. The programmable pull down resistor is ON the case of only the output latch is equal to "0".

The following are the example of the interface circuit about above pins the case of the bus releasing function is used.

When the bus is released, both internal memory and internal I/O can not be accessed. But the internal I/O continues to operate.

So, the watchdog timer also continues to run. Therefore, be careful about bus releasing time and setting the detection time of the WDT.




Figure 3.5.1 Example of the interface circuit (The case of using bus releasing function)

The above circuit is necessary to fix the signal level in the case of the bus is released.

Resetting sets P30 (\overline{RD}), P31 (\overline{WR}) to output, P40 ($\overline{CS0}$), P41 ($\overline{CS1}$), P32 (\overline{HWR}), P36 ($\overline{R/W}$), P37 (\overline{RAS}), and P35 (\overline{BUSAK}) to input with pull up resistor, P42 ($\overline{CS2}$) and P20 to 27 (A16 to 23) to input with pull down resistor.

The above circuit is necessary to fix the signal level after reset because of the external pull up resistor collisions with the internal pull down resistor.

The value of this external pull up resistor must be 3 to 5 k Ω . (the value of the internal pull down resistor is about 50 to 150 k Ω)

P20 to P27 (A16 to 23) also needs circuit like P42 (CS2) to fix the signal level.

But for the P20 to 27 (A16 to 23) which does not have means "L" is active, add pull down directly like above circuit.

3.5.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using the control register P0CR. Resetting resets all bits of P0CR to 0 and sets Port 0 to input mode.

In addition to functioning as a general-purpose I/O port, Port 0 also functions as an address data bus (AD0 to 7). To access external memory, Port 0 functions as an address data bus (AD0 to 7) and all bits of the control register P0CR are cleared to 0.




Figure 3.5.2 Port 0

3.5.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using control register P1CR and function register P1FC. Resetting resets all bits of output latch P1, control register P1CR, and function register P1FC to 0 and sets Port 1 to input mode.

In addition to functioning as a general-purpose I/O port, Port 1 also functions as an address data bus (AD8 to 15) or an address bus (A8 to 15).





Figure 3.5.3 Port 1



Note: <P1XF> is bit X in register P1FC; <P1XC>, in register P1CR.

Figure 3.5.4 Registers for Ports 0 and 1

3.5.3 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register P2CR and function register P2FC. Resetting resets all bits of output latch P2, control register P2CR and function register P2FC to 0. It also sets Port 2 to input mode and connects a pull-down resistor. In addition to functioning as a general-purpose I/O port, Port 2 also functions as an address data bus (A0 to 7) and an address bus (A16 to 23). Using Port 2 as address bus (A0 to 7 or A16 to 23), write "1" to output latches and be off the programmable pull-down resistors.




Figure 3.5.5 Port 2

Por	t 2 Registe	r			
5	4	3	2	1	0
P25	P24	P23	P22	P21	P20
	R/\	V			

P2 (0006H)

Input mode (Output latch register is cleared to "0".)

Port 2 Control Register

P2CR (0008H)

	7	6	5	4	3	2	1	0		
Bit symbol	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C		
Read / Write	W									
After reset	0	0	0	0	0	0	0	0		
Function	< <see below.="" p2fc="">></see>									

Port 2 Function Register

P2FC (0009H)

Note 2:

	7		6	i	5		4		3	i	2		1		0
Bit symbol	P27F		P26F		P25F		P24F		P23F	Ī	P22F		P21F		P20F
Read / Write	W														
After reset	0	-	0		0		0	-	0	Ī	0		0	-	0
Function			P2	FC / P2CR = 00 : IN, 01 : OUT, 10 : A7 to 0, 11 : A23 to 16											

Note 1 : Read-modify-write is prohibited for registers P2CR and P2FC.

When port P2 is used in the input

7

P27

Bit symbol

Read / Write

After reset

6

P26

When port P2 is used in the input mode, P2 register controls the built-in pull-up resistor. Readmodify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the

states of the input pin.

→ Port 2 function setting

P2FC <p2xf> P2CR<p2xc></p2xc></p2xf>	0	1
0	Input port	Address data bus (A7 to 0)
1	Output port	Address bus (A23 to 16)

Note: <P2XF> is bit X in register P2FC; <P2XC>; in register P2CR.

To set as an address bus A23 to 16, set P2FC after setting P2CR.

Figure 3.5.6 Registers for Port 2

3.5.4 Port 3 (P30 to P37)

Port 3 is an 8-bit general-purpose I/O port.

I/O can be set on a bit basis, but note that P30 and P31 are used for output only. Both 61 pin and 72 pin output the output latch register <P30>. Only 72 pin is used as $\overline{\text{RD}}$ strobe signal, and 61 pin always output the latch register. I/O is set using control register P3CR and function register P3FC. Resetting resets all bits of output latch P3, control register P3CR (bits 0 and 1 are unused), and function register P3FC to 0. Resetting also outputs 1 from P30 and P31, sets P32 to P37 to input mode, and connects a pull-up resistor.

In addition to functioning as a general-purpose I/O port, Port 3 also functions as an I/O for the CPU's control/status signal.




Figure 3.5.7 Port 3 (P30, P31, P32, P35, P36, P37)





Figure 3.5.8 Port3 (P33, P34)



Note 1:

Note 2: When port P3 is used in the input mode, P3 register controls the built-in pull-up resistor. Read-modifywrite is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.

When P33/WAIT pin is used as a WAIT pin, set P3CR<P33C> to "0" and Chip Select/WAIT control Note 3: register < BnW1,0 > to "10".

Figure 3.5.9 Registers for Port 3

3.5.5 Port 4 (P40 to P42)

Port 4 is a 3-bit general-purpose I/O port. I/O can be set on a bit basis using control register P4CR and function register P4FC. Resetting does the following:

- Sets the P40 and P41 output latch registers to 1.
- Resets all bits of the P42 output latch register, the control register P4CR, and the function register P4FC to 0.
- Sets P40 and P41 to input mode and connects a pull-up resistor.
- Sets P42 to input mode and connects a pull-down resistor.

In addition to functioning as a general-purpose I/O port, Port 4 also functions as a chip select output signal (\overline{CSO} to \overline{CSO} or \overline{CASO} to \overline{CASO}).




Figure 3.5.10 Port 4




Figure 3.5.11 Registers for Port 4

3.5.6 Port 5 (P50 to P57)

Port 5 is an 8-bit input port, also used as an analog input pin for the internal AD Converter and input pins of the serial interface.




Figure 3.5.12 Port 5

Port 5 Register 7 6 5 3 2 0 1 Bit symbol P57 P56 P55 P54 P53 P52 P51 P50 Read / Write R After reset Input mode

P5 (000DH)

Note: The input channel selection of AD Converter is set by AD Converter mode register ADMOD2.

Figure 3.5.13 Registers for Port 5

3.5.7 Port 6 (P60 to P67)

Port 6 is an 8-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 6 as an input port and connects a pull-up resistor. It also sets all bits of the output latch to 1. Resetting resets the function register P6CR to 0, and sets all bits to input ports.




Figure 3.5.14 Port 6

Port 6 Register




Figure 3.5.15 Registers for Port 6

3.5.8 Port 7 (P70 to P73)

Port 7 is a 4-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 7 as an input port and connects a pull-up resistor except P70. In addition to functioning as a general-purpose I/O port, Port 70 also functions as an input clock pin TIO/INT9; Port 71 as an 8-bit timer output (TO1), Port 72 as a PWM0 output (TO2), and Port 73 as a PWM1 output (TO3) pin. Writing 1 in the corresponding bit of the Port 7 function register (P7FC) enables output of the timer. Resetting resets the function register P7CR, P7FC to 0, and sets all bits to input ports.

The input level of P70 is V_{HH} , 2.8[V] and V_{LL} , 0.8[V], that is different from that of P71 to P73.





Figure 3.5.16 Port 7



Note 1:

Read-modify-write is prohibited for registers P7CR and P7FC. When port P7 is used in the input mode, P7 register controls the built-in pull-up resistor. Read-modify-Note 2:

write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.

Note 3: P70/T10/INT9 pin does not have a register changing PORT/FUNCTION.

For example, when it is used as an input port, the input signal is inputted to 8 bit Timer 0 as a timer

input 0 (T10), and to the interrupt controller as INT9 input.

P7 < bit 7 to 4 > is always read as "1". Note 4:

Figure 3.5.17 Registers for Port 7

3.5.9 Port 8 (P80 to P87)

Port 8 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis. Resetting sets Port 8 as an input port and connects a pull-up resistor except P81, P85 and P87. It also sets all bits of the output latch register P8 to 1. In addition to functioning as a general-purpose I/O port, Port 8 also functions as an input for $\overline{16}$ -bit timer 4 and 5 clocks, an output for $\overline{16}$ -bit timer F/F 4, 5, and 6 output, and an input for $\overline{1NT0}$. Writing "1" in the corresponding bit of the Port 8 function register (P8FC) enables those functions. Resetting resets the function register P8CR, P8FC to "0" and sets all bits to input ports.

(1) P80 to P86




Figure 3.5.18 Port 8 (P80 to P86)

(2) P87 (INTO)

Port 87 is a general-purpose I/O port, and also used as an $\overline{INT0}$ pin for external interrupt request input. The input level of P87 is V_{IH} , 2.8 [V] and V_{IL} , 0.8 [V], that is different from that of P80, P82 to P84 and P86.




Figure 3.5.19 Port 87

Port 8 Register Р8 7 6 5 3 2 1 0 (0018H) P80 Bit symbol P87 P86 P85 P84 P83 P82 P81 Read / Write R/W 1 1 1 1 1 1 1 After reset Input mode Port 8 Control Register 6 4 3 2 1 0 P8CR (001AH) P80C Bit symbol P87C P86C P85C P84C P83C P82C P81C Read / Write W After reset 0 0 0 0 0 0 0 0 Function 0: IN 1: OUT Port 8 I/O setting 0 Input Output Port 8 Function Register 7 6 5 4 3 2 1 0 P8FC (001CH) P86F P83F P82F Bit symbol Read / Write W W W After reset 0 0 0 Function 0: PORT 0 : PORT 0 : PORT 1: TO6 1: TO5 1: TO4 Setting P82 as TO4 P8FC < P82F > 1 P8CR < P82C > 1 Setting P83 as TO5 P8FC < P83F > 1 P8CR < P83C > 1 Setting P84 as TO6 P8FC < P86F > 1 1 P8CR < P86C >

- Note 1: Read-modify-write is prohibited for registers P8CR and P8FC.
- Note 2: When port P8 is used in the input mode, P8 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.
- Note 3: P80/T14, P81/T15, P84/T16, P85/T17 pins do not have a register changing PORT/FUNCTION.

 For example, when it is used as an input port, the input signal is inputted to 16 bit timer as timer input. When P87/INT0 pin is used as an INT0 pin, set P8CR<P87C> to "0" and IIMC<I0IE> to "1".

Figure 3.5.20 Registers for Port 8

3.5.10 Port 9 (P90 to P97)

Port 90 to 95

Port 90 to 95 is a 6-bit general-purpose I/O port. I/Os can be set on a bit basis.

Resetting sets P90 to 95 to an input port and connects a pull-up resistor.

It also sets all bits of the output latch register to 1.

In addition to functioning as a general-purpose I/O port, P90-95 can also function as an I/O for serial channels 0 and 1. Writing "1" in the corresponding bit of the port 9 function register (P9FC) enables those functions.

Resetting resets the function register P9CR, P9FC to '0' and sets all bits to input ports.

• Port 96 to 97

Port 96 to 97 is a 2-bit general-purpose I/O port. I/Os can be set on a bit basis.

The output buffer for P96 to 97 is an open drain type buffer.

Resetting sets output latch and control registers to "1" and outputs high-impedance (HZ).

(1) Port 90, 93 (TXD0/TXD1)

Ports 90 and 93 also function as serial channel TXD output pins in addition to I/O ports. They have a programmable open drain function.




Figure 3.5.21 Ports 90 and 93

(2) Port 91, 92, 94

Port 91, 92 and 94 are I/O ports.




Figure 3.5.22 Ports 91, 92 and 94

(3) Port 95 (SCLK1)

Port 95 is a general-purpose I/O port. It is also used as a SCLK1 I/O pin for serial channel 1.




Figure 3.5.23 Port 95

(4) Port 96, 97

Port 96, 97 is general purpose I/O ports. The output is open drain.




Figure 3.5.24 Port 96 to 97

	_			10	rt 9 Regis	ter					
		7	6	5	4	3	2	1	0		
P9 (0019H)	Bit symbol	P97	P96	P95	P94	P93	P92	P91	P90		
	Read/Write	R/W									
	After reset	1	1	1	1	1	1	1	1		
		Outpu	t mode	:		Inpu ⁻	t mode				
				Port 9 Co	ntrol Reg	jister					
		7	6	5	4	3	2	1	0		
:R	Bit symbol	P97C	P96C	P95C	P94C	P93C	P92C	P91C	P90C		
1BH)	Read/Write										
	After reset	1	1	0	0	0	0	0	0		
	Function		0 :	IN	1:	OUT					
	Note. Fort	90, 97 S Out	put bulleri	s an open dra	ain output	type.		<u> </u>	0 Input		
	Note. Fort		:	Port 9 Fu		gister	:	<u>. </u>	1 Outpu		
		7	6	Port 9 Fu		egister 3	2	1	1 Outpu		
	Bit snmbol		:	Port 9 Fu 5 P95F	nction Re	gister 3 P93F		1	1 Outpu		
	Bit snmbol Rean/Write		:	Port 9 Fu 5 P95F W	nction Re	gister 3 P93F W	W	1	1 Outpu 0 P90F W		
	Bit snmbol Rean/Write Aften reset		:	Port 9 Fu 5 P95F W 0	nction Re	gister 3 P93F W 0	W 0	1	1 Outpu 0 P90F W 0		
	Bit snmbol Rean/Write		:	Port 9 Fu 5 P95F W	nction Re	gister 3 P93F W	W	1	1 Outpu 0 P90F W		
	Bit snmbol Rean/Write Aften reset		:	Port 9 Fu 5 P95F W 0 0: PORT	nction Re	gister 3 P93F W 0 0: PORT	W 0		1 Outpu 0 P90F W 0 0: PORT		
	Bit snmbol Rean/Write Aften reset		:	Port 9 Fu 5 P95F W 0 0: PORT	nction Re	gister 3 P93F W 0 0: PORT	W 0	→ P90 T	0 P90F W 0 0 : PORT 1 : TxD0		
	Bit snmbol Rean/Write Aften reset		:	Port 9 Fu 5 P95F W 0 0: PORT	nction Re	gister 3 P93F W 0 0: PORT	W 0	→ P90 T P9FC P9CF	1 Output 0 P90F W 0: PORT 1: TxD0 xD0 output 2 < P90F > R < P90C >		
	Bit snmbol Rean/Write Aften reset		:	Port 9 Fu 5 P95F W 0 0: PORT	nction Re	gister 3 P93F W 0 0: PORT	W 0	→ P90 T P9FC P9CF → P93 T	1 Output 0 P90F W 0 0: PORT 1: TxD0 xxD0 output C < P90F > R < P90C > xxD1 output		
	Bit snmbol Rean/Write Aften reset		:	Port 9 Fu 5 P95F W 0 0: PORT	nction Re	gister 3 P93F W 0 0: PORT	W 0	→ P90 T P9FC P9CF → P93 T	1 Output 0 P90F W 0 : PORT 1 : TxD0 xD0 output 2 < P90F > xC < P90C > xD1 output 5 < P93F >		
	Bit snmbol Rean/Write Aften reset		:	Port 9 Fu 5 P95F W 0 0: PORT	nction Re	gister 3 P93F W 0 0: PORT	W 0	→ P90 T P9FC P9CF → P93 T P9FC	1 Output 0 P90F W 0 0: PORT 1: TxD0 xD0 output 2 < P90F > R < P90C > xD1 output 2 < P93F > R < P93C >		
FC)1DH)	Bit snmbol Rean/Write Aften reset		:	Port 9 Fu 5 P95F W 0 0: PORT	nction Re	gister 3 P93F W 0 0: PORT	W 0	→ P90 T P9FC P9CF → P93 T P9FC P9CF → P95 Si	1 Output 0 P90F W 0 : PORT 1 : TxD0 xD0 output 2 < P90F > xC < P90C > xD1 output 5 < P93F >		

- Note 1: Read-modify-write is prohibited for registers P9CR and P9FC.
- Note 2: When port P9 is used in the input mode, P9 register controls the built-in pull-up resistor. Read-modify-write is prohibited in the input mode or the I/O mode. Setting the built-in pull-up resistor may be depended on the states of the input pin.
- Note 3: To set the TxD pin to open drain, write "1" in bit 0 (for TxD0 pin) or 1 (for TxD1) pin of the ODE register.
- Note 4: When ports 96 and 97 are used in the output mode, input gate in operation.

 Set output to "L" or attach pull-up on pin to reduce the consumption of power, before the HALT instruction is executed.

Figure 3.5.25 Register for Port 9

3.5.11 Port A (PA0 to PA7)

Port A is an 8-bit general-purpose I/O port. I/Os can be set on a bit basis by control register PACR. Resetting sets Port A to an input port and resets PACR to "0".

In addition to functioning as a general-purpose I/O port (only PA7), PA7 can also functions as an internal clock output pin.

The output clock is f_{FPH} or f_{SYS} , which is selected by CKOCR<SCOSEL>. SCOUT function is enabled by writing "1" to PACR<PA7C> and CKOCR<SCOEN>.




Figure 3.5.26 Port A0 to A6




Figure 3.5.27 Port A7




Figure 3.5.28 Registers for PortA

3.6 Chip Select / Wait Controller

TMP93CS42A has a built-in chip select / wait controller used to control chip select ($\overline{CS0}$ to $\overline{CS2}$ pins), wait (\overline{WAIT} pin), and data bus size (8 or 16 bits) for any of the three block address areas.

3.6.1 Address / Data bus pins

Port 0/AD0 to 7, Port 1/AD8 to 15 and Port 2 / A16 to 23 / A0 to 7 function as address / data bus for connecting the external memories.

		1	2	3	4	
Number of address bus pins		max 24 (to 16 MB)	max 24 (to 16 MB)	max 16 (to 64 KB)	max 8 (to 256B)	
Number of data bus pins		8	16	8	16	
Numb multiple:		8	16	0	0	
_	Port 0	AD0 to 7	AD0 to 7	AD0 to 7	AD0 to 7	
Port function	Port 1	A8 to 15	AD8 to 15	A8 to 15	AD8 to 15	
	Port 2	A16 to 23	A16 to 23	A0 to 7	A0 to 7	
Timing chart		A23 to 8	A23 to 16	A15 to 0	A7 to 0	
		RD	RD	RD	RD	

Note 1: In case of ③ and ④, the data bus signals output the addresses since the signals are also used as the address bus. Writing "0" to bit CKOCR < ALEEN >, ALE signal can be stopped outputting.

Note 2: After reset operation, Port 0, Port 1 and Port 2 function as Input ports.

3.6.2 Chip select / Wait Control Registers

Table 3.6.1 shows control registers.

One block address areas are controlled by 1-byte CS / WAIT control registers (B0CS, B1CS, and B2CS).

(1) Enable

Control register bit 7 (B0E, B1E, and B2E) is a master bit used to specify enabling ("1") / disabling ("0") of the setting.

Resetting sets B0E and B1E to disable ("0") and B2E to enable ("1").

(2) CS/CAS Waveform select

Control register bit 5 (B0CAS, B1CAS, and B2CAS) is used to specify waveform mode output from the chip select pin ($\overline{CS0}$ / $\overline{CAS0}$ to $\overline{CS2}$ / $\overline{CAS2}$). Setting this bit to 0 specifies $\overline{CS0}$ to $\overline{CS2}$ waveforms; setting it to 1 specifies $\overline{CAS0}$ to $\overline{CAS2}$ waveforms. Resetting clears bit 5 to 0.

(3) Data bus size select

Bit 4 (B0BUS, B1BUS, and B2BUS) of the control register is used to specify data bus size. Setting this bit to 0 accesses the memory in 16-bit data bus mode; setting it to 1 accesses the memory in 8-bit data bus mode.

Changing data bus size depending on the access address is called dynamic bus sizing. Table 3.6.2 shows the details of the bus operation.

(4) Wait control

Control register bits 3 and 2 (B0W1-0, B1W1-0, B2W1-0) are used to specify the number of waits. Setting these bits to 00 inserts a 2-state wait regardless of the \overline{WAIT} pin status. Setting them to 01 inserts a 1-state wait regardless of the \overline{WAIT} status. Setting them to 10 inserts a 2-state wait and samples the \overline{WAIT} pin status. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high. Setting them to 11 completes the bus cycle without a wait regardless of the \overline{WAIT} pin status. Resetting sets these bits to 00 (2-state wait mode).

(5) Address area specification

Control register bits 1 and 0 (B0C1-0, B1C1-0, B2C1-0) are used to specify the target address area. Setting these bits to 00 enables settings as follows and outputs a low strobe signal from chip select pins.

- * CS0 setting enabled when 2000H to 3FFFH is accessed.
- * CS1 setting enabled when 4000H to 5FFFH is accessed.
- * CS2 setting enabled when 6000H to 7FFFH is accessed.

Setting bits to 01 enables setting for all CS's blocks and outputs a low strobe signal $(\overline{CSO} / \overline{CASO})$ to $\overline{CSO} / \overline{CASO}$ from chip select pins when 400000H to 7FFFFFH is accessed. Setting bits to 10 enables them when 800000H to BFFFFFH is accessed. Setting bits to 11 enables them when C00000H to FFFFFFH is accessed.

7 6 5 4 2 Code Name **Address** 3 1 0 B0E **BOCAS BOBUS** B0W1 B0W0 B0C1 B0C0 W W W W W W W Block0 0 0 0 0 **BOCS** CS/WAIT 0068H 0: CS0 0: 16-bit 00: 2WAIT 00: 2000H to 3FFFH 1: Master control 1: CASO bus 01: 1WAIT 01: 400000H to bit of bit register 1: 8-bit 10: 2WAIT + n 10: 800000H to 0 to 6 11: C00000H to 11: 0WAIT bus B1E **B1CAS B1BUS** B1W1 B1W0 B1C1 B1C0 W W W W 0 0: CS1 Block1 0 0 0 B1CS 0069H CS/WAIT 00: 2WAIT 0: 16-bit 00: 4000H to 5FFFH 1: Master control 01: 400000H to 1: CAS1 01: 1WAIT bus bit of bit register 1: 8-bit 10: 2WAIT + n 10: 800000H to 0 to 6 11: 0WAIT 11: C00000H to bus B2W0 B2C0 B2E **B2CAS B2BUS** B2W1 B2C1 W W W W W W W Block2 0 0: CS2 0 B2CS CS/WAIT 006AH 00: 2WAIT 00: 6000H to 7FFFH 1: Master 0: 16-bit control 1: CAS2 01: 1WAIT 01: 400000H to bus bit of bit register 1: 8-bit 10: 2WAIT + n 10: 800000H to 0 to 6 11: 0WAIT 11: C00000H to bus

Table 3.6.1 Chip select / wait control register

Note: Read-modify-write is prohibited for B0CS, B1CS and B2CS.

Table 3.6.2 Dynamic bus sizing

Operand data	Operand start	Memory data	CPU address	CPU	data
size	address	size	er o address	D15 to D8	D7 to D0
8 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even number)	16 bits	2n + 0	xxxxx	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)	16 bits	2n + 1	b7 to b0	xxxxx
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even number)		2n + 1	xxxxx	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)		2n + 2	xxxxx	b15 to b8
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	xxxxx	b15 to b8
32 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even number)		2n + 1	xxxxx	b15 to b8
			2n + 2	xxxxx	b23 to b16
			2n + 3	xxxxx	b31 to b24
		16 bits	2n + 0	b15 to b8	b7 to b0
			2n + 2	b31 to b24	b23 to b16
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd number)		2n + 2	xxxxx	b15 to b8
			2n + 3	xxxxx	b23 to b16
			2n + 4	xxxxx	b31 to b24
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	b23 to b16	b15 to b8
			2n + 4	xxxxx	b31 to b24

xxxxx: During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strobe signal remains non-active.




Figure 3.6.1 2WAIT + n Read/Write Cycle (n = 0)





Figure 3.6.2 2WAIT + n Read/Write Cycle (n = 1)

3.6.3 Chip Select Addresses Image

An image of the actual chip select is shown below. Out of the whole memory area, address areas that can be specified are divided into four parts. Addresses from 000000H to 3FFFFH are divided differently: 2000H to 3FFFH is specified for CS0; 4000H to 5FFFH, for CS1; and 6000H to 7FFFH, for CS2.



Supplement: External areas other than $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ are accessed in 16-bit data bus (0 wait) mode.

When using the chip select/wait controller, do not specify the same address area more than

once.

Note: When the bus is released (\overline{BUSAK} ="0"), \overline{CSO} to \overline{CSO} pins are also released (the output buffer is OFF). Refer to \lceil Note about the bus release \rfloor in 3.5 Functions of Ports about the state of pins.

3.6.4 Example of Usage

(1) Example of Usage-1

Figure 3.6.3 is an example in an external memory is connected to the TMP93CS42A. In this example, a ROM is connected using 16 bit bus; a RAM is connected using 8 bit bus.




Figure 3.6.3 Example of External Memory Connection (ROM = 16 bits, RAM and I/O = 8 bits)

Resetting sets pins $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ to input port mode. $\overline{\text{CS0}}$ and $\overline{\text{CS1}}$ are set high due to an internal pull-up resistor; $\overline{\text{CS2}}$, low due to an internal pull-down resistor. The program used to set these pins is as follows.

```
P4CR
       EQU
               0EH
P4FC
               10H
       EOU
B<sub>0</sub>CS
               68H
       EQU
B1CS
       EQU
               69H
B2CS
       EQU
               6AH
LD
       (BOCS), 1X010000B
                              ; CS0 = 8bit, 2WAIT, 2000H to 3FFFH
                              ; CS1 = 8bit, 0WAIT, 4000H to 5FFFH
LD
       (B1CS), 1X011100B
                              ; CS2 = 16bit, 1WAIT, 6000H to 7FFFH
LD
       (B2CS), 1X000100B
LD
       (P4CR), XXXXX111B
                                CSO, CS1, CS2 output mode setting
LD
       (P4FC), XXXXX111B
Note: X; Don't care
```

(2) Example of Usage-2

Figure 3.6.4 is an example in an external memory is connected to the TMP93CS42A. In this example, a ROM, RAM, and I/O are connected using 8 bit bus.




Figure 3.6.4 Example of External Memory Connection (ROM and RAM and I/O = 8 bit)

Resetting sets pins $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ to input port mode. $\overline{\text{CS0}}$ and $\overline{\text{CS1}}$ are set high due to an internal pull-up resistor; $\overline{\text{CS2}}$, low due to an internal pull-down resistor. The program used to set these pins is as follows.

```
P4CR
       EQU
               0EH
P4FC
       EQU
               10H
BOCS
       EQU
               68H
B1CS
       EQU
               69H
B<sub>2</sub>CS
       EOU
               6AH
LD
                              ; CS0 = 8 bit, 2WAIT, 2000H to 3FFFH
       (BOCS), 1X010000B
LD
       (B1CS), 1X011100B
                              ; CS1 = 8 bit, 0WAIT, 4000H to 5FFFH
LD
       (B2CS), 1X010100B
                              ; CS2 = 8 bit, 1WAIT, 6000H to 7FFFH
LD
       (P4CR), XXXXX111B
                                CSO, CS1, CS2 output mode setting
LD
       (P4FC), XXXXX111B
```

Note: X; Don't care

(3) Example of Usage-3

Figure 3.6.5 is an example in which an external memory is connected to the TMP93CS42A. In this example, a ROM 128 K byte is connected using 16 bit bus, and RAM 256 K byte using 16 bit bus.




Figure 3.6.5 Example of External Memory Connection (ROM and RAM = 16 bits)

TMP93CS42A has built-in ROM and RAM. When ROM and RAM is insufficient in capacity, it is possible to connect an external memory as the example of the external memory connection. In this example, the memory configuration is as follows.

Memory		Memory size	Address	CS pin	Data bus
ROM	Internal	64 KBytes	008000H to 017FFFH	-	16 bits
	External	128 KBytes	400000H to 41FFFFH	CS2	16 bits
SRAM	Internal	2 KBytes	000080H to 00087FH	-	16 bits
	External	256 KBytes	800000H to 83FFFFH	CS1	16 bits

3.7 8-Bit Timers

The TMP93CS42A contains two 8-bit timers (timers 0 and 1), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timer. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (2 timers)
- 16-bit interval timer mode (1 timer)
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (1 timer)
- 8-bit pulse width modulation (PWM: variable duty with constant cycle) output mode (1 timer)

Figure 3.7.1 shows the block diagram of 8-bit timer (timer 0 and timer 1).

Each timer consists of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Besides, one timer flip-flop (TFF1) is provided for pair of timer 0 and timer 1.

Among the input clock sources for the timers, the internal clocks of ϕ T1, ϕ T4, ϕ T16, and ϕ T256 are obtained from the 9-bit prescaler shown in Figure 3.7.2.

The operation modes and timer flip-flops of the 8-bit timer are controlled by three control registers TMOD, TFFCR, and TRUN.




Figure 3.7.1 Block Diagram of 8-bit Timers (Timers 0 and 1)

① Prescaler, Prescaler clock select

There are 9 bit prescaler and prescaler clock selection registers to generate input clock for 8-bit Timer 0, 1, 16-bit Timer 4, 5 and Serial Interface 0, 1.

Figure 3.7.2 shows the block diagram. Table 3.7.1 shows prescaler clock resolution into 8-/16-bit Timer.




Figure 3.7.2 The Block Diagram of Prescaler

Table 3.7.1 Prescaler Clock Resolution to 8, 16 bit Timer

at fc = 20 MHz

Gear value	Prescaler Clock Resolution						
<gear2 0="" to=""></gear2>	φT1	φT4	φT16	φ T256			
000 (fc)	fc/2 ³ (0.4 μ s)	fc/2 ⁵ (1.6 μs)	fc/2 ⁷ (6.4 μs)	fc/2 ¹¹ (102.4 μs)			
001 (fc/2)	fc/2 ⁴ (0.8 μs)	fc/2 ⁶ (3.2 μs)	fc/2 ⁸ (12.8 μs)	fc/2 ¹² (204.8 μs)			
010 (fc/4)	fc/2 ⁵ (1.6 μs)	fc/2 ⁷ (6.4 μs)	fc/2 ⁹ (25.6 μs)	fc/2 ¹³ (409.6 μs)			
011 (fc/8)	fc/2 ⁶ (3.2 μs)	fc/2 ⁸ (12.8 μs)	fc/2 ¹⁰ (51.2 μs)	fc/2 ¹⁴ (819.2 μs)			
100 (fc/16)	fc/2 ⁷ (6.4 μs)	fc/2 ⁹ (25.6 μs)	fc/2 ¹¹ (102.4 μs)	fc/2 ¹⁵ (1.6384 ms)			
xxx	fc/2 ⁷ (6.4 μs)	fc/2 ⁹ (25.6 μs)	fc/2 ¹¹ (102.4 μs)	fc/2 ¹⁵ (1.6384 ms)			
XXX : Don't care							
	<gear2 0="" to=""> 000 (fc) 001 (fc/2) 010 (fc/4) 011 (fc/8) 100 (fc/16) XXX</gear2>	$<$ GEAR2 to 0> ϕ T1 000 (fc) fc/2³ (0.4 μs) 001 (fc/2) fc/2⁴ (0.8 μs) 010 (fc/4) fc/2⁵ (1.6 μs) 011 (fc/8) fc/2⁶ (3.2 μs) 100 (fc/16) fc/2ˀ (6.4 μs) XXX	Gear value $<$ GEAR2 to 0 $>$ ϕ T1 ϕ T4 ϕ T4 ϕ T4 ϕ T4 ϕ T5 ϕ T6 ϕ T7 ϕ T7 ϕ T9 ϕ T9 ϕ T1 ϕ T9	Gear value $<$ GEAR2 to 0 $>$ ϕ T1 ϕ T4 ϕ T16 ϕ T16 ϕ T1 ϕ T1 ϕ T16 ϕ T17 ϕ T18 ϕ T19 ϕ			

The clock selected among f_{FPH} clock and $f_{C}/16$ clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0 < PRCK1, 0>.

Resetting set < PRCK1, 0 > to "00" selects the f_{FPH} clock input divided by 4.

The 8 bit Timer 0, 1 selects between 4 clock inputs : ϕ T1, ϕ T4, ϕ T16, and ϕ T256 among the prescaler output.

This prescaler can be run or stopped by the timer control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1". The prescaler is cleared to zero and stops operation when <PRRUN> is set to "0". Resetting clear <PRRUN> to "0" and stops the prescaler.

When the IDLE1 mode (only the oscillator operates) is used, set TRUN < PRRUN > to '0' to reduce the power consumption of the prescaler before the "HALT" instruction is executed.

2 Up-counter

This is an 8-bit binary counter which counts up by the input clock pulse specified by TMOD.

The input clock of timer 0 is selected from the external clock from TI0 pin and the three internal clocks ϕ T1, ϕ T4, and ϕ T16, according to the set value of TMOD register.

The input clock of timer 1 depends on the operation modes. When set to 16-bit timer mode, the overflow output of timer 0 is used as the input clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks ϕ T1, ϕ T16, and ϕ T256 as well as the comparator output (match detection signal) of timer 0 according to the set value of TMOD register.

Example: When TMOD < T10M1,0 > = 01, the overflow output of timer 0 becomes the input clock of timer 1 (16-bit timer mode).

When TMOD<T10M1,0>=00 and TMOD<T1CLK1, 0>=01, ϕ T1 becomes the input of timer 1 (8-bit timer mode).

Operation mode is also set by TMOD register. When reset, it is initialized to TMOD<T10M1, 0> = 00 whereby the up-counter is placed in the 8-bit timer mode.

The counting and stop and clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

3 Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREGO, TREG1, matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer register TREG0 is of double buffer structure, each of which makes a pair with register buffer. The timer flip-flop controll register TFFCR<DBEN> bit controls whether the double buffer structure should be enabled or disabled. It is disabled when <DBEN>=0 and enabled when they are set to 1. In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the 2^{n-1} overflow occurs in PWM mode, or at the PPG cycle in PPG mode.

Therefore, during timer mode, the double buffer can not be used.

When reset, it will be initialized to <DBEN>=0 to disable the double buffer. To use the double buffer, write data in the timer register, set <DBEN> to 1, and write the following data in the register buffer.




Figure 3.7.3 Configuration of Timer Register 0

Note: Timer register and the register buffer are allocated to the same memory address. When $\langle DBEN \rangle = 0$, the same value is written in the register buffer as well as the timer register, while when $\langle DBEN \rangle = 1$ only the register buffer is written.

The memory address of each timer register is as follows.

TREG0 : 000022H TREG1 : 000023H

All the registers are write-only and cannot be read.

4 Comparator

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTTO, INTT1) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

⑤ Timer flip-flop

The timer flip-flop (TFF1) is a flip-flop inverted by the match detect signal(8-bit comparator output). Inverting is disabled or enabled by the timer flip-flop control register TFFCR<TFF1IE>. After reset operation, the value of TFF1 is undefined. Writing "01" or "10" to TFFCR<TFF1C1, 0> sets "0" or "1" to TFF1. Additionally, writing "00" to this bit inverts the value of TFF1. (software inversion)

TFF1 is output to TO1 pin (also used as P71). When using as the timer output, the timer flip-flop should be set by port 7 function register P7FC beforehand.




Figure 3.7.4 Timer Operation Control Register / System Clock Control Register





Figure 3.7.5 Timer Mode control Register (TMOD)



Note: TFFCR < bit 7 to 5>, < bit 3, 2> are always read as "1".

Figure 3.7.6 Timer Flip-flop Control Register (TFFCR)

The operation of 8-bit timers will be described below:

(1) 8-bit timer mode

Two interval timers 0, 1, can be used independently as 8-bit interval timer. All interval timers operate in the same manner, and thus only the operation of timer 1 will be explained below.

① Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to TMOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example: To generate timer 1 interrupt every 10 μ s at fc = 20 MHz, set each register in the following manner.

```
    Clock Condition

                                         clock gear
prescaler clock
                                                             : 1 (fc)
           MSB
                             LSB
            7 6 5 4 3 2 1 0
         ← - X - - - 0 -
TRUN
                                        Stop timer 1, and clear it to "0".
TMOD
         ← 0 0 X X 1 0 - -
                                        Set the 8-bit timer mode, and select \phiT1 (0.4 \mus at fc = 20 MHz)
                                        as the input clock.
         ← 0 0 0 1 1 0 0 1
                                        Set the timer register 10 \mus ÷ \phiT1 = 25 = 19H
TREG1
INTET10 ← 1 1 0 1 - - - -
                                        Enable INTT1, and set it to "Level 5".
TRUN
         ← 1 X - - - 1 -
                                        Start timer 1 counting.
```

Note: X; Don't care -; No change

Use the Table 3.7.1 for selecting the input clock.

Note: The input clock of timer 0 and timer 1 are different from as follows.

Timer 0 : TI0 input, ϕ T1, ϕ T4, ϕ T16

Timer 1 : Match Output of Timer 0, ϕ T1, ϕ T16, ϕ T256

2 Generating a 50% duty square wave pulse

The timer flip-flop (TFF1) is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example: To output a 2.4 μ s square wave pulse from TO1 pin at fc=20 MHz, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer

 $\frak \mbox{Clock Condition} \left(\mbox{clock gear} & : 1 \mbox{ (fc)} \\ \mbox{prescaler clock} & : f_{FPH} \mbox{} \right)$

 $7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0$ TRUN $\leftarrow - \ X \ - \ - \ - \ 0 \ -$ Stop timer 1, and clear it to "0".

TMOD $\leftarrow 0 \ 0 \ X \ X \ 0 \ 1 \ - \ -$ Set the 8-bit timer mode and set

TMOD \leftarrow 0 0 X X 0 1 - - Set the 8-bit timer mode, and select ϕ T1(0.4 μ s at fc = 20 MHz) as the input clock.

TREG1 \leftarrow 0 0 0 0 0 1 1 Set the timer register 2.4 μ s $\div \phi$ T1 \div 2 = 3.

TFFCR \leftarrow - - - 1 0 1 1 Clear TFF1 to "0", and set to invert by the match detect signal from timer 1.

Note: X; Don't care -; No change




Figure 3.7.7 Square Wave (50% Duty) Output Timing Chart

3 Making timer 1 count up by match signal from timer 0 comparator

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.7.8 Timer 1 count up by timer 0

(2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and timer 1.

To make a 16-bit timer mode, set timer 0/timer 1 mode register TMOD < T10M1,0 > to "01".

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1, regardless of the set value of TMOD < T1CLK1,0 >. Table 3.7.1 shows the relation between the cycle of timer (interrupt) and the selection of input clock.

The lower 8 bits of the timer (interrupt) cycle are set by the timer register TREG0, and the upper 8 bits are set by TREG1. Note that TREG0 always must be set first. (Writing data into TREG0 disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Setting example: To generate an interrupt INTT1 every 0.4 seconds at fc=20 MHz, set the following values for timer registers TREG0 and TREG1.

 $\label{eq:clock_condition} \not \left\{ \begin{array}{ll} \text{clock gear} & : & 1 \text{ (fc)} \\ \text{prescaler clock} & : & f_{\text{FPH}} \end{array} \right.$

When counting with input clock of ϕ T16 (6.4 μ s at 20 MHz) 0.4 s ÷ 6.4 μ s = 62500 = F424H Therefore, set TREG1 = F4H and TREG0 = 24H, respectively.

The comparator match signal is output from timer 0 each time the up-counter UC0 matches TREGO, where the up-counter UC0 is not be cleared.

With the timer 1 comparator, the match detect signal is output at each comparator timing when upcounter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to "0", and the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flip-flop TFF1 is inverted.

Example: When TREG1 = 04H and TREG0 = 80H





Figure 3.7.9 Timer output by 16-bit timer mode

(3) 8-bit PPG (Programmable Pulse Generation) Output mode

Square wave pulse can be generated at any frequency and duty by timer 0. The output pulse may be either low-active or high-active.

In this mode, timer 1 cannot be used.

Timer 0 outputs pulse to TO1 pin (also used as P71).






Figure 3.7.10 8 bit PPG output waveforms

In this mode, a programmable square wave is generated by inverting timer output each time the 8-bit up-counter (UC0) matches the timer registers TREG0 and TREG1.

However, it is required that the set value of TREG0 is smaller than that of TREG1.

Though the up-counter (UC1) of timer 1 is not used in this mode, UC1 should be set for counting by setting TRUN < T1RUN > to 1.

Figure 3.7.11 shows the block diagram for this mode.




Figure 3.7.11 Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG0 is enabled in this mode, the value of register buffer will be shifted in TREG0 each time TREG1 matches UC0.

Use of the double buffer makes easy the handling of low duty waves (when duty is varied).





Figure 3.7.12 Operation of Register buffer

Example: Generating 1/4 duty 62.5 kHz pulse (at fc = 20 MHz)



• Calculate the value to be set for timer register.

To obtain the frequency 62.5 kHz, the pulse cycle t should be: t = 1/62.5 kHz=16 μ s.

Given
$$\phi T1 = 0.4 \mu s$$
 (at 20 MHz),

 $16 \mu s \div 0.4 \mu s = 40$ Consequently, to set the timer register 1 (TREG1) to TREG1 = 40 = 28H

and then duty to 1/4, $t \times 1/4 = 16 \mu s \times 1/4 = 4 \mu s$

$$4 \mu s \div 0.4 \mu s = 10$$

Therefore, set timer register 0 (TREG0) to TREG0 = 10 = 0AH.

```
7 6 5 4 3 2 1 0
TRUN \leftarrow - X - - - 0 0
                                      Stop timer 0, and clear it to "0".
TMOD \leftarrow 1 0 X X X X 0 1
                                      Set the 8-bit PPG mode, and select \phiT1 as input clock.
TREGO \leftarrow 0 0 0 0 1 0 1 0
                                      Write "0AH".
TREG1 \leftarrow 0 0 1 0 1 0 0 0
                                      Write "28H".
                                      Sets TFF1 and enable the inversion and double buffer
TFFCR \leftarrow - - - 1 0 1 1 X
                                      enable.
                                    ➤ Writing "10" provides negative logic pulse.
P7CR \leftarrow X X X X - - 1 -
                                      Set P71 as the TO1 pin.
P7FC \leftarrow X X X X - - 1 X
TRUN \leftarrow 1 X - - - 1 1
                                      Start timer 0 and timer 1 counting.
```

Note: X; Don't care -; No change

(4) 8-bit PWM Output mode

This mode is valid only for timer 0. In this mode, maximum 8-bit resolution of PWM pulse can be output.

PWM pulse is output to TO1 pin (also used as P71) when using timer 0. Timer 1 can also be used as 8-bit timer.

Timer output is inverted when up-counter (UC0) matches the set value of timer register TREG0 or when $2^{n}-1$ (n=6, 7, or 8; specified by TMOD < PWMM1,0 >) counter overflow occurs. Up-counter UC0 is cleared when $2^{n}-1$ counter overflow occurs.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) < (Set value of 2^n-1 counter overflow) (Set value of timer register) $\neq 0$




Figure 3.7.13 8-bit PWM waveforms

Figure 3.7.14 shows the block diagram of this mode.




Figure 3.7.14 Block Diagram of 8-Bit PWM Mode

In this mode, the value of register buffer will be shifted in TREG0 if 2ⁿ-1 overflow is detected when the double buffer of TREG0 is enabled.

Use of the double buffer makes easy the handling of small duty waves.





Figure 3.7.15 Operation of Register buffer

Example: To output the following PWM waves to TO1 pin at fc = 20 MHz.



To realize 50.8 μ s of PWM cycle by ϕ T1 = 0.4 μ s (at fc = 20 MHz),

$$50.8 \ \mu s \div 0.4 \ \mu s = 127 = 2n_{-}1$$

Consequently, n should be set to 7.

As the period of low level is 28.8 μ s, for ϕ T1 = 0.4 μ s,

set the following value for TREGO.

$$28.8 \,\mu\text{s} \div 0.4 \,\mu\text{s} = 72 = 48\text{H}$$

Table 3.7.2 PWM Cycle

at fc = 20 MHz

		PWM Cycle								
select prescaler clock < PRCK1, 0 >	Gear value	2 ⁶ - 1		2 ⁷ - 1			2 ⁸ - 1			
ZINCKI, UZ		φ T 1	φ T4	φ T16	φ T 1	φ T4	φ T16	φ T 1	φ T4	φ T16
	000 (fc)	25.2 μs	100.8 μs	403.2 μs	50.8 μs	203.2 μs	812.8 μs	102.0 μs	408.0 μs	1.63 ms
	001 (fc/2)	50.4 μs	201.6 μs	806.4 μs	101.6 μs	406.4 μs	1.63 ms	204.0 μs	816.0 μs	3.26 ms
00	010 (fc/4)	100.8 μs	403.2 μs	1.61 ms	203.2 μs	812.8 μs	3.26 ms	408.0 μs	1.63 ms	6.53 ms
(f _{FPH})	011 (fc/8)	201.6 μs	806.4 μs	3.23 ms	406.4 μs	1.63 ms	6.52 ms	816.0 μs	3.26 ms	13.06 ms
	100 (fc/16)	403.2 μs	1.61 ms	6.45 ms	812.8 μs	3.25 ms	13.04 ms	1.63 ms	6.53 ms	26.11 ms
10 (fc/16 clock)	xxx	403.2 μs	1.61 ms	6.45 ms	812.8 μs	3.25 ms	13.04 ms	1.63 ms	6.53 ms	26.11ms

XXX : Don't care

(5) Table 3.7.3 shows the list of 8-bit timer modes.

Table 3.7.3 Timer Mode Setting Registers

Register name		TFFCR			
Name of function in register	T10M	PWMM	T1CLK	T0CLK	TFF1IS
Function	Timer mode	PWM cycle	Upper timer input clock	Lower timer input clock	Timer F/F invert signal select
16-bit timer mode	01	-	-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit timer × 2 channels	00	-	Lower timer match: φT1, φT16, φT256 (00, 01, 10, 11)	External clock, ϕ T1, ϕ T4, ϕ T16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
8-bit PPG × 1channel	10	-	-	External clock, φT1, φT4 , φT16 (00, 01, 10, 11)	-
8-bit PWM × 1channel	11	2 ⁶ -1, 2 ⁷ -1, 2 ⁸ -1 (01, 10, 11)	-	External clock, φT1,φT4,φT16 (00, 01, 10, 11)	-
8-bit timer × 1channel	11	-	φT1, φT16 , φT256 (01, 10, 11)	-	Output disabled

Note: -; Don't care

3.8 8-Bit PWM Timers

The TMP93CS42A has two built-in 8-bit PWM timers (timers 2 and 3).

They have the following operating mode.

Figure 3.8.1, 3.8.2 are block diagram of 8-bit PWM timer (timers 2 and 3). PWM timers consist of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Two timer flip-flops (TFF2 for timer 2 and TFF3 for timer 3) are provided.

Input clocks ϕ P1, ϕ P4, and ϕ P16 for the PWM timers can be obtained using the 5 bitbuilt-in prescaler.(PWM dedicated prescaler)

PWM timer operating mode and timer flip-flops are controlled by four control registers (P0MOD, P1MOD, PFFCR, and TRUN).

PWM timer 0 and 1 can be used independently.

All PWM timer operate in the same manner, and thus only the operation of PWM timer 0 will be explained below.




Figure 3.8.1 Block diagram of 8-bit PWM timer 0 (timer 2)




Figure 3.8.2 Block diagram of 8-bit PWM timer 1 (timer 3)

① Prescaler

There are 5 bit prescaler and prescaler clock selection register to generate input clock for 8 bit PWM Timer 0, 1.

Figure 3.8.3 shows the block diagram. Table 3.8.1 shows prescaler clock resolution into 8 bit PWM Timer 0, 1.




Figure 3.8.3 The Block Diagram of Prescaler

Table 3.8.1 Prescaler Clock Resolution to 8 bit PWM Timer 0, 1

at fc = 20 MHz

40.0								
Select prescaler clock	Gear value	Prescaler Clock Resolution						
<prck1, 0=""></prck1,>	<gear2 0="" to=""></gear2>	φ P 1		φ P4		φ P16		
	000 (fc)	fc/2 ²	(0.2 μs)	fc/2 ⁴	(0.8 μs)	fc/2 ⁶	(3.2 μs)	
	001 (fc/2)	fc/2 ³	(0.4 μs)	fc/2⁵	(1.6 μs)	fc/2 ⁷	(6.4 μs)	
00	010 (fc/4)	fc/2 ⁴	(0.8 μs)	fc/2 ⁶	(3.2 μs)	fc/2 ⁸	(12.8 μs)	
(f _{FPH})	011 (fc/8)	fc/2 ⁵	(1.6 μs)	fc/2 ⁷	(6.4 μs)	fc/2 ⁹	(25.6 μs)	
	100 (fc/16)	fc/2 ⁶	(3.2 μs)	fc/2 ⁸	(12.8 μs)	fc/2 ¹⁰	(51.2 μs)	
10 (fc/16 clock)	xxx	fc/2 ⁶	(3.2 μs)	fc/2 ⁸	(12.8 μs)	fc/2 ¹⁰	(51.2 μs)	

XXX : Don't care

The clock selected among f_{FPH} clock and $f_{C}/16$ clock is divided by 2 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0 < PRCK1, 0>.

Resetting sets <PRCK1, 0> to "00" selects the f_{FPH} clock input divided by 2. The register TRUN <PRRUN> which controls this prescaler is also used as the other timers. So, this prescaler can not be operated independently.

The 8 bit PWM Timer0, 1 selects between 3 clock inputs : ϕ P1, ϕ P4, and ϕ P16 among the prescaler outputs.

This prescaler also can be run or stopped by TRUN < PRRUN > described of the 8 bit Timer. Counting starts when < PRRUN > is set to "1". The prescaler is cleared zero and stops operation when < PRRUN > is set to "0". Resetting clear < PRRUN > to "0" and stops the prescaler.

When the IDLE1 mode (only the oscillator operates) is used, set TRUN < PRRUN > to '0' to reduce the power consumption of the prescaler before the "HALT" instruction is executed.

2 Up-counter

An 8-bit binary counter which counts up using the input clock specified by PWM mode register P0MOD<T2CLK1,0>.

The input clock for the up-counter is selected from the internal clocks $\phi P1$, $\phi P4$, and $\phi P16$ (PWM dedicated prescaler output) depending on the <T2CLK1, 0>.

Operating mode is set by P0MOD < PWM0M>. At reset, it is initialized to '0', thus, the up-counter is placed in PWM mode. In PWM mode, the up-counter is cleared when a 2n-1 overflow occurs; in timer mode, the up-counter is cleared at compare and match.

Count / stop & clear of the up-counter can be controlled for each PWM timer using the timer operation control register TRUN. Resetting clears all up-counters and stops timers.

3 Timer register

The 8-bit register is used for setting an interval time. When the value set in the timer register (TREG2) matches the value in the up-counter, the match detect signal of the comarator becomes active.

Timer register TREG2 is each paired with register buffer to make a double buffer structure.

TREG2 is controlled double buffer enable / disable by P0MOD <DB2EN> : disabled when <DB2EN> = 0, enabled when <DB2EN> = 1.

Data is transferred from register buffer to timer register when a 2ⁿ-1 overflow occurs in PWM mode, or when compare and match occurs in 8-bit timer mode. That is, with a PWM timer, the timer mode can be operated in double buffer enable state, unlike PWM mode and timer mode for timers 0 and 1.

At reset, <DB2EN> is initialized to 0 to disable double buffer. The same data value is written to both the register buffer and the timing register. To use double buffer, write the data in the timer register at first, then set <DB2EN> to 1, and write the following data in the register buffer.




Figure 3.8.4 Structure of Timer Registers 2

Memory addresses of the timer registers are as follows:

TREG2 : 000026H TREG3 : 000027H

The timer register and the register buffer are allocated to the same memory address. When <DB2EN>="0", the same value is written to both register buffer and timer register. When <DB2EN>=1, the value is written to the register buffer only.

Register buffer values can be read when reading the above addresses. Thetimer register is write only, and it can not read.

4 Comparator

Compares the value in the up-counter with the value in the timer register (TREG2). When they match, the comparator outputs the match detect signal. In timer mode, the comparator clears the up-counter to 0 at compare and match. It also inverts the value of the timer flip-flop if timer flip-flop invert is enabled.

⑤ Timer flip-flop

The value of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer or 2^{n-1} overflow. The value can be output to the timer output pin TO2 (also used as P72).




Figure 3.8.5 8-Bit PWM0 Mode Control Register




Figure 3.8.6 8-Bit PWM1 Mode Control Register




Figure 3.8.7 8-Bit PWM F / F Control Register

TRUN (0020H)

	7	6	5	4	3	2	1	0
Bit symbol	PRRUN		T5RUN	T4RUN	P1RUN	P0RUN	T1RUN	T0RUN
Read / Write	R/W				R/	W		
After reset	0		0	0	0	0	0	0
Function	Prescaler and Timer Run / Stop CONTROL 0: Stop and Clear 1: Run (Count up)							

Count Operation

0 Stop and clear
1 Count

PRRUN : Operation of prescaler

T5RUN : Operation of 16-bit timer (timer5)
T4RUN : Operation of 16-bit timer (timer4)

P1RUN : Operation of PWM timer (PWM1 / timer3)
P0RUN : Operation of PWM timer (PWM0 / timer2)

T1RUN : Operation of 8-bit timer (timer1)
T0RUN : Operation of 8-bit timer (timer0)

Note: TRN < bit6 > is always read as "1".

SYSCR0 (006EH)




Figure 3.8.8 Timer Operation Control Register / System Clock Control Register

The following explains PWM timer operations.

(1) PWM timer mode

PWM output changes under the following two conditions.

Condition 1:

- TFF2 is cleared to 0 when the value in the up-counter (UC2) and the value set in the TREG2 match.
- TFF2 is set to 1 when a 2n-1 counter overflow (n = 6, 7, or 8) occurs.

Condition 2:

- TFF2 is set to 1 when the value in the up-counter (UC2) and the value set in TREG2 match.
- TFF2 is cleared to 0 when a 2n-1 counter overflow (n = 6, 7, or 8) occurs.

The up-counter (UC2) is cleared by a 2n-1 counter overflow.

The PWM timer can output 0% to 100% duty pulses because a 2^{n-1} counter overflow has a higher priority. That is, to obtain 0% output (always low), the mode used to set TFF2 to 0 due to overflow (PFFCR<FF2TRG1,0> = 1,0) must be set and 2^{n-1} (Value for overflow) must be set in TREG2. To obtain 100% output (always high), the mode must be changed: PFFCR<FF2TRG1, 0> = 1, 1 then the same operation is required.




Figure 3.8.9 Output Waves in PWM Timer Mode

Note: The above waves are obtained in a mode where the F/F is set by a match with the timer register (TREG) and reset by an overflow.

Figure 3.8.10 is a block diagram of this mode.




Figure 3.8.10 Block Diagram of PWM Timer Mode (PWM0)

In this mode, enabling double buffer is very useful. The register buffer value shifts into TREG2 when a 2^{n-1} overflow is detected, when double buffer is enabled.

Using double buffer makes handling small duty waves easily.





Figure 3.8.11 Register Buffer Operation

Example: To output the following PWM waves to TO2 pin using PWM0 at fc = 16 MHz



To implement 31.75 μs PWM cycle by $\phi P1 = 0.25~\mu s$ (at fc = 16 MHz)

 $31.75 \mu s \div 0.25 \mu s = 127 = 27-1.$

Consequently, set n to 7.

Since the low level cycle = 15 μ s; for ϕ P1 = 0.25 μ s

 $15 \mu s \div 0.25 = 60 = 3CH$ set the 3CH in TREG2.

- X - - - 0 - - Stops PWM0 and clears it to 0.

P0M0D \leftarrow - 0 0 0 0 0 1 Sets PWM (27-1) mode, input clock ϕ P1, overflow

interrupt, and disables double buffer.

TREG2 ← 0 0 1 1 1 1 0 0 Writes 3CH.

 $POMOD \leftarrow -1 \ 0 \ 0 \ 0 \ 0 \ 1$ Enables double buffer.

PFFCR ← - - - 0 1 1 0 Sets TFF2 and a mode where TFF2 is set by compare and

match, and cleared by overflow.

P7CR ← X X X X − 1 − − P7FC ← X X X X − 1 − X

Sets P72 as TO2 pin

TRUN ← 1 X - - - 1 - - Starts PWM0 counting.

Note: X; Don't care -; No change

Table 3.8.2 PWM Cycle

at fc = 20 MHz

	Gear value < GEAR2 to 0 >	PWM Cycle								
select prescaler clock < PRCK 1, 0 >		2 ⁶ - 1			2 ⁷ - 1			2 ⁸ - 1		
,		φ P 1	φ P4	φP16	φ P 1	φ P4	φP16	φ P 1	φ P4	φP16
	000 (fc)	12.6 μs	50.4 μs	201.6 μs	25.4 μs	101.6 μs	406.4 μs	51.0 μs	204.0 μs	816 μs
00	001 (fc/2)	25.2 μs	100.8 μs	403.2 μs	50.8 μs	203.2 μs	812.8 μs	102.0 μs	408.0 μs	1.63 ms
	010 (fc/4)	50.4 μs	201.6 μs	806.4 μs	101.6 μs	406.4 μs	1.63 ms	204.0 μs	816.0 μs	3.26 ms
(f _{FPH})	011 (fc/8)	100.8 μs	403.2 μs	1.61 ms	203.2 μs	812.8 μs	3.25 ms	408.0 μs	1.63 ms	6.53 ms
	100 (fc/16)	201.6 μs	806.4 μs	3.23 ms	406.4 μs	1.63 ms	6.50 ms	816.0 μs	3.26 ms	13.06 ms
10 (fc/16 clock)	xxx	201.6 μs	806.4 μs	3.23 ms	406.4 μs	1.63 ms	6.50 ms	816.0 μs	3.26 ms	13.06 ms

XXX: Don't care

(2) 8-bit timer mode

Both PWM timers can be used independently as 8-bit interval timers. Since both timers operate in exactly the same way, PWM0 (timer 2) is used for the purposes of explanation.

① Generating a 50 % square wave

To generate a 50 % square wave, invert the timer flip-flop at a fixed interval and output the timer flip-flop value to the timer output pin (TO2).

Example : To output a 2.4 μ s square wave at fc=20 MHz from TO2 pin, set registers as follows.

```
system clock
                                                          : 1 (fc)
                                       prescaler clock
                                                              f_{FPH}
         7 6 5 4 3 2 1 0
TRUN ← - X - - - 0 - -
                                     Stops PWM0 and clears it to 0.
POMOD \leftarrow X 0 1 1 0 0 X X
                                     Sets 8-bit timer mode and selects \phiP1 (0.2 \mus) as the
                                     input clock
TREG2 \leftarrow 0 0 0 0 1 1 0
                                     Sets 2.4 \mus ÷ 0.2 \mus ÷ 2 = 6 in the timer register.
PFFCR ← - - - 1 0 0 1
                                     Clears TFF2 to 0 and inverts using comparator output.
P7CR \leftarrow X X X X - 1 - -
                                     Sets P72 as TO2 pin.
P7FC \leftarrow X X X X - 1 - X
TRUN ← 1 X - - - 1 - -
                                     Starts counting PWM0.
```

Note: X; Don't care -; No change

Cock Condition r




Figure 3.8.12 Square Wave (50 % Duty) Output Timing Chart

This mode is as shown in Figure 3.8.13 below.




Figure 3.8.13 Block Diagram of 8-bit Timer Mode

3.9 16-bit Timers

TMP93CS42A contains two (timer 4 and timer 5) multifunctional 16-bit timer / event counters with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Timer / event counter consists of 16-bit up-counter, two 16-bit timer registers(One of them applies double-buffer), two 16-bit capture registers, two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer / event counter is controlled by 4 control registers: T4MOD/T5MOD, T4FFCR / T5FFCR, TRUN and T45CR.

Figure 3.9.1, 3.9.2 shows the block diagram of 16-bit timer / event counter (timer 4 and timer 5).

Timer 4 and 5 can be used independently.

All timer operate in the same manner except the following points, and thus only the operation of Timer 4 will be explained below.

(Different Points between Timer 4 and 5)

	Timer 4	Timer 5
Timer Out Pin	TO4 pin (TFF4) TO5 pin (TFF5)	TO6 pin (TFF6) No TO7 pin
Different Phased Palse Output Mode	Yes	No (no TO7 pin)




Figure 3.9.1 Block Diagram of 16-Bit Timer (Timer 4)




Figure 3.9.2 Block Diagram of 16-Bit Timer (Timer 5)





Figure 3.9.3 16-Bit Timer Mode Controller Register (T4MOD) (1/2)



CAP2T5: Invert when the up-counter value is loaded to CAP2 EQ5T5: Invert when the up-counter matches TREG5

Figure 3.9.3 16-Bit Timer Mode Controller Register (T4MOD) (2/2)




Figure 3.9.4 16-Bit Timer 4 F/F Control (T4FFCR)




Figure 3.9.5 16-Bit Timer Mode Control Register (T5MOD) (1/2)






Figure 3.9.5 16-Bit Timer Mode Control Register (T5MOD) (2/2)



CAP4T6: Invert when the up-counter value is loaded to CAP4 CAP3T6: Invert when the up-counter value is loaded to CAP3

EQ7T6 : Invert when up-counter matches TREG7 EQ6T6 : Invert when up-counter matches TREG6


Figure 3.9.6 16-Bit Timer5 F/F Control (T5FFCR)



Note 1: In case of unused - 7 state binary counter as a warming-up timer, the stable clock must be input from external circuit.

Note 2: T45CR < bit6 to 4 > is always read as "1".

Figure 3.9.7 16-Bit Timer Trigger Control Register (T45CR)



0 Stop and clear
1 Count

PRRUN : Operation of prescaler

T5RUN : Operation of 16-bit timer (timer5)
T4RUN : Operation of 16-bit timer (timer4)

P1RUN : Operation of PWM timer (PWM1 / timer3)
P0RUN : Operation of PWM timer (PWM0 / timer2)

T1RUN : Operation of 8-bit timer (timer1)
T0RUN : Operation of 8-bit timer (timer0)

Note: TRUN < bit6 > is always read as "1".




Figure 3.9.8 Timer Operation Control Register / System Clock Control Register

1) Prescaler

There are 9 bit prescaler and prescaler clock selection registers to generate input clock for 8 bit Timer 0,1, 16 bit Timer 4,5 and serial Interface 0,1. Figure 3.9.9 shows the block diagram. Table 3.9.1 shows prescaler clock resolution into 8, 16 bit Timer.




Figure 3.9.9 The Block Diagram of Prescaler

Table 3.9.1 Prescaler Clock Resalation to 8, 16 bit Timer

at fc = 20 MHz**Prescaler Clock Resolution** select prescaler clock Gear value < PRCK1, 0 > <GEAR2 to 0> φ**Τ4** φ**T**1 φT16 φT256 000 (fc) fc/2³ $(0.4 \mu s)$ fc/2⁵ $(1.6 \mu s)$ fc/2⁷ $(6.4 \mu s)$ fc/2¹¹ (102.4 μs) 001 (fc/2) fc/2⁴ $(0.8 \mu s)$ $fc/2^6$ (3.2 μ s) fc/2⁸ (12.8 μs) $fc/2^{12}$ (204.8 μ s) 00 010 (fc/4) fc/2⁵ $(1.6 \mu s)$ fc/2⁷ $(6.4 \mu s)$ fc/2⁹ (25.6 μs) $fc/2^{13}$ (409.6 μ s) (f_{FPH}) fc/2¹⁰ (51.2 μs) 011 (fc/8) fc/2¹⁴ (819.2 μs) fc/2⁶ $(3.2 \mu s)$ fc/2⁸ (12.8 μ s) fc/2¹⁵ (1.64 ms) 100 (fc/16) fc/27 $(6.4 \mu s)$ fc/2⁹ $(25.6 \mu s)$ fc/2¹¹ (102.4 μs) 10 $fc/2^{11}$ (102.4 μ s) fc/2¹⁵ (1.64 ms) XXX $fs/2^7$ (6.4 μ s) fc/2⁹ (25.6 μs) (fc/16 clock) – 16-bit timer XXX: Don't care – 8-bit timer –

The clock selected among f_{FPH} clock and $f_{C}/16$ clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0 < PRCK1, 0>.

Resetting sets < PRCK1, 0 > to "00" selects the f_{FPH} clock input divided by 4.

The 16 bit Timer selects between 3 clock inputs: ϕ T1, ϕ T4, and ϕ T16 among the prescaler outputs. This prescaler can be run or stopped by the timer operation control register TRUN<PRRUN>. Counting starts when <PRRUN> is set to "1". The prescaler is cleared zero and stops operation when <PRRUN> is set to "0".

Resetting clear < PRRUN > to "0" and stops the prescaler.

When the IDLE1 mode (only the oscillator operates) is used, set TRUN < PRRUN > to '0' to reduce the power consumption of the prescaler before the "HALT" instruction is executed.

② Up-counter

The up counter is a 16-bit binary counter which counts up according to the input clock specified by T4MOD<T4CLK1,0> register.

As the input clock, one of the internal clocks ϕ T1, ϕ T4,and ϕ T16 from 9-bit prescaler (also used for 8-bit timer), and external clock from TI4 pin (also used as P80/INT4 pin) can be selected. When reset, it will be initialized to <T4CLK1, 0>=00 to select TI4 input mode.

Counting or stop & clear of the counter is controlled by timer operation control register TRUN < T4RUN >.


When clearing is enabled, up-counter UC will be cleared to zero each timer it coincides matches the timer register TREG5. The "clear enableADisable" is set by T4MOD < CLE >.

If clearing is disabled, the counter operates as a free-running counter.

3 Timer register

These two 16-bit registers are used to set the counter value. When the value of up-counter UC4 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4 and TREG5) is executed using 2 byte data transfer instruction or using 1-byte data transfer instruction twice for lower 8 bits and upper 8 bits in order.



TREG4 timer register is a double buffer structure, which is paired with register buffer. The timer control register T45CR<DB4EN> controls whether the double buffer structure should be enabled or disabled. : disabled when <DB4EN>=0, while enabled when <DB4EN>=1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter (UC4) and timer register TREG5.


When reset, it will be initialized to <DB4EN>=0, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set <DB4EN>=1, and then write the following data in the register buffer.

TREG4 and register buffer are allocated to the same memory addresses 000030H/000031H. When <DB4EN>=0, the same value will be written in both TREG4 and register buffer. When <DB4EN>=1, the value is written into only the register buffer.

Capture Register

These 16-bit registers are used to hold the values of the up-counter.

Data in the capture registers should be read by a 2-byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.



⑤ Capture Input Control

This circuit controls the timing to latch the value of up-counter UC4 into the capture register(CAP1, CAP2).

The latch timing of capture register is controlled by register T4MOD < CAP12M 1, 0 >.

• When T4MOD < CAP12M 1, 0>=00

Capture function is disabled. Disable is the default on reset.

• When T4MOD < CAP12M1, 0>=01

Data is loaded to CAP1 at the rising edge of TI4 pin (also used as P80/INT4) input, while data is loaded to CAP2 at the rising edge of TI5 pin (also used as P81/INT5) input. (Time difference measurement)

• When T4MOD < CAP12M1, 0>=10

Data is loaded to CAP1 at the rising edge of TI4 pin input, while to CAP2 at the falling edge. Only in this setting, interrupt INT4 occurs at falling edge. (Pulse width measurement)

• When T4MOD < CAP12M1, 0>=11

Data is loaded to CAP1 at the rising edge of timer flip-flop TFF1, while to CAP2 at the falling edge.

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD < CAP1IN > the current value of up-counter will be loaded to capture register CAP1. It is necessary to keep the prescaler in RUN mode (TRUN < PRRUN > to be "1").

6 Comparator

These are 16-bit comparators which compare the up-counter UC4 value with the set value of (TREG4, TREG5) to detect the match. When a match is detected, the comparators generate an interrupt (INTT4, INTT5) respectively.

The up-counter UC4 is cleared only when UC4 matches TREG5. (The clearing of up-counter UC4 can be disabled by setting T4MOD < CLE > = 0.)

Timer Flip-flop (TFF4)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable / enable of inversion can be set for each element by T4FFCR < CAP2T4, CAP1T4, EQ5T4, EQ4T4 >.

TFF4 will be inverted when "00" is written in T4FFCR<TFF4C1,0>. Also it is set to "1" when "01" is written, and cleared to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (also used as P82). TFF4 is undefined on reset.

8 Timer Flip-flop (TFF5)

This flip-flop is inverted by the match detect signal between the up-counter (UC4) and the timer register TREG5 and the latch signal to the capture register CAP2. Disable/enable of inversion can be set for each element by T4MOD < CAP2T5, EQ5T5 >. TFF5 will be inverted when "00" is written in T4FFCR < TFF5C1,0 >. Also it is set to "1" when "01" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (also used as P83). TFF5 is undefined on reset.

Note: This flip-flop (TFF5) is contained only in the 16-bit timer 4.

(1) 16-bit Timer Mode

Generating interrupts at fixed intervals

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

```
7 6 5 4 3 2 1 0
         ← - X - 0 - - - -
TRUN
                                     Stop timer 4.
INTET54 \leftarrow 1 1 0 0 1 0 0 0
                                     Enable INTTR5 and sets interrupt level 4. Disable
                                     INTTR4.
T4FFCR + 1 1 0 0 0 0 1 1
                                     Disable trigger.
         ← 0 0 1 0 0 1 * *
T4MOD
                                     Select internal clock for input and
                                     disable the capture function.
              (** = 01, 10, 11)
                                     Set the interval time (16 bits).
TREG5
            * * * * * * * *
                                     Start timer 4.
         ← 1 X - 1 - - - -
TRUN
```

Note: X; Don't care -; No change

(2) 16-bit Event Counter Mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4 pin input) as the input clock. To read the value of the counter, first perform "software capture" once and read the captured value.

The counter counts at the rising edge of TI4 pin input.

TI4 pin can also be used as P80/INT4.

```
7 6 5 4 3 2 1 0
        ← - X - 0 - - - -
TRUN
                                   Stop timer 4.
P8CR
        ← - - - - - 0
                                   Set P80 to input mode
INTET54 \leftarrow 1 1 0 0 1 0 0 0
                                   Enable INTTR5 and sets interrupt level 4, while
                                   disables INTTR4.
T4FFCR + 1 1 0 0 0 0 1 1
                                   Disable trigger.
T4MOD
        + 0 0 1 0 0 1 0 0
                                   Select TI4 as the input clock.
        TREG5
                                   Set the number of counts (16 bits).
TRUN
        ← 1 X - 1 - - - -
                                   Start timer 4.
```

Note: When used as an event counter, set the prescaler in RUN mode.

(3) 16-bit Programmable Pulse Generation (PPG) Output Mode

The PPG mode is obtained by inversion of the timer flip-flop TFF4 that is to be enabled by the match of the up-counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P82). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)




Figure 3.9.10 Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4 at match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.9.11 Operation of Register Buffer

Shows the block diagram of this mode.




Figure 3.9.12 Block Diagram of 16-Bit PPG Mode

(4) Application Examples of Capture Function

The loading of up-counter (UC4) values into the capture registers CAP1 and CAP2, the timer flip-flop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of the TFF4 status to TO4 pin can be enabled or disabled. Combined with interrupt function, they can be applied in many ways, for example:

- 1 One-shot pulse output from external trigger pulse
- ② Frequency measurement
- 3 Pulse width measurement
- (4) Time difference measurement

① One-shot Pulse Output from External Trigger Pulse

Set the up-counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rising edge of the TI4 pin. Then set to T4MOD < CAP12M1, 0 > 01.

When the interrupt INT4 is generated at the rising edge of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (c+d), and set the above set value (c+d) plus a one-shot pulse width (p) to TREG5 (c+d+p). When the interrupt INT4 occurs the T4FFCR < EQ5T4, EQ4T4 > register should be set that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled.






Figure 3.9.13 One-Shot Pulse Output (with Delay)

Setting example: To output 2 ms one-shot pulse with 3 ms delay to the external trigger pulse to TI4 pin





Setting of INT4

Setting of INT5

Note: X; Don't care -; No change

When delay time is unnecessary, invert timer flip-flop TFF4 when the up-counter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus and the one-shot pulse width (p) to TREG5 when the interrupt INT4 occurs. The TFF4 inversion should be enabled when the up-counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.




Figure 3.9.14 One-Shot Pulse Output (without Delay)

2 Frequency Measurement

The frequency of the external clock can be measured in this mode. The clock is input through the TI4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the 16-bit timer / event counter (Timer 4).

The TI4 pin input should be selected for the input clock of Timer 4. The value of the up-counter is loaded into the capture register CAP1 at the rising edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its falling edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.9.15 Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 s. and the difference between CAP1 and CAP2 is 100, the frequency will be $100 \div 0.5$ [s] = 200[Hz].

3 Pulse Width Measurement

This mode allows to measure the "H" level width of an external pulse. While keeping the 16-bit timer / event counter counting (free-running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be $100 \times 0.8 \ \mu s = 80 \ \mu s$.




Figure 3.9.16 Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD<CAP12M1, 0>=10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

4 Time Difference Measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer / event counter (Timer 4) counting (free-running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.




Figure 3.9.17 Time Difference Measurement

(5) Different Phased Pulses Output Mode (This mode can be used only Timer 4.)

In this mode, signals with any different phase can be outputted by free-running up-counter UC4. When the value in up-counter UC4 and the value in TREG4 (TREG5) match, the value in TFF4 (TFF5) is inverted and output to TO4 (TO5).




Figure 3.9.18 Phase Output

Cycles (counter overflow time) of the above output waves are listed on table 3.9.2.

Table 3.9.2 Timer Output Cycle on the Different Phased Pulse Output Mode


at fc = 20 MHz

select prescaler clock	Gear value	Counter Overflow Time			
<prck1, 0=""></prck1,>	<gear2 0="" to=""></gear2>	φ T 1	φ T 4	φT16	
	000 (fc)	26.214 ms	104.858 ms	419.430 ms	
	001 (fc/2)	52.429 ms	209.715 ms	838.861 ms	
00	010 (fc/4)	104.858 ms	419.430 ms	1.678 s	
(f _{FPH})	011 (fc/8)	209.715 ms	838.861 ms	3.355 s	
	100 (fc/16)	419.430 ms	1.678 s	6.711 s	
10 (fc/16 clock)	XXX	419.430 ms	1.678 s	6.711 s	

XXX : Don't care

3.10 Serial Channel

TMP93CS42A contains 2 serial I/O channels. Channel 0 is used only in UART mode. Channel 1 selects UART mode (asynchronous transmission) or I/O interface mode (synchronous transmission). The serial channel has the following operation modes.



In mode 1 and mode 2, a parity bit can be added. Mode 3 has a wake-up function for making the master controller start slave controllers in a serial link (multi-controller) system.

Figure 3.10.1 shows the data format in each mode.

Serial Channels 0 and 1 can be used independently.

Channel 1 can use mode 0 to 3, and thus only the operation of channel 1 will be explained below.

Different Points between Channel 0 and 1

	Channel 0	Channel 1		
Pin Name	TXD0 (P90), RXD0 (P55) CTS0 (P56)	TXD1 (P93), RXD1 (P57) SCLK1 (P95)		
Handshake Function	Yes	No (no CTS1 pin)		
I/O interface mode	No	Yes		
UART mode	Yes	Yes		

Note: Using the handshake function can transmit in units of one data format. Thus over run error is prevented. See "Handshake function" for details.




Figure 3.10.1 Data Formats

The serial channel has buffer registers for transmitting and receiving operations in order to temporarily store transmitted or received data. This is done so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, the SCLK (serial clock) pin is used for both transmitting and receiving, the channel becomes half-duplex.

The receiving data register is a double buffer structure to prevent the occurrence of an overrun error and it provides one data format of margin before CPU reads the received data. The receiving data register stores the previously received data while the buffer register receives the next frame data.

By using $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ (there is no $\overline{\text{RTS}}$ pin, so any single port must be controlled by software) at channel 0, it is possible to halt data send until the CPU finishes reading receive data every time a frame is received. (Handshake function)

In the UART mode, a check function is added to not start the receiving operation by erroneous start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings of the start bit.

When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX(transmit interrupt) or INTRX(receive interrupt) interrupt occurs. If an overrun error, parity error, or framing error occurs during receiving operation, flag SC1CR < OERR, PERR, FERR > will be set.


The serial channel 0 / 1 includes a special band rate generator, which can set to any band rate by dividing the frequency of 4 clocks (ϕ T0, ϕ T2, ϕ T8, and ϕ T32 from the 9-bit prescaler shared by the 8-bit / 16-bit timers) by the value 2 to 16.

In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by using an external clock.

3.10.1 Control Registers


The serial channels are controlled by 3 control registers SC1CR, SC1MOD and BR1CR. Transmitted and received data are stored in register SC1BUF.

Note: The number of the control register name is equaled to the channel number.



Note: There is SC1MOD (56H) in Channel1


Figure 3.10.2 Serial Mode Control Register (channel 0, SC0MOD)



Note 1: Serial control register for channel 1 is SC1CR (55H).

Note 2: As all error flags are cleared after reading do not test only a single bit with a bittesting instruction.


Figure 3.10.3 Serial Control Register (channel 0, SCOCR)



Note 1: Serial contorl register for channel 1 is BR1CR(57H). Note 2: Set TRUN<PRRUN> to "1" when the baud rate generator is used. Note 3: BR0CR
bit6> is always read as "1".

Note 4: Don't read from or write to BROCR register during sending or receiving.

Figure 3.10.4 Serial Channel Control(channel 0, BROCR)



Note: Read-modify-write is prohibited for SC0BUF.

Figure 3.10.5 Serial Transmission/Receiving Buffer Registers (channel 0, SC0BUF)






Figure 3.10.6 Serial Mode Control Register (Channel 1, SC1MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bittesting instruction.

Figure 3.10.7 Serial Control Register (Channel 1, SC1CR)




Note 1: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN.

Note 2: BR1CR < bit6 > is always read as "1".

Note 3: Don't read from or write to BR1CR register during sending or receiving.

Figure 3.10.8 Baud Rate Generator Control Register (channel 1, BR1CR)



Note: Read-modify-write is prohibited for SC1BUF.

Figure 3.10.9 Serial Transmission/Receiving Buffer Registers (channel 1, SC1BUF)





Figure 3.10.10 Port 9 Function Register (P9FC)



Note: ODE < bit7 to 2 > is always read as "1".

Figure 3.10.11 Port 9 Open Drain Enable Register (ODE)

3.10.2 Configuration

Figure 3.10.12 shows the block diagram of the serial channel 0.





Figure 3.10.12 Block Diagram of the Serial Channel 0

Figure 3.10.13 shows the block diagram of the serial channel 1.



Note: SCLK1 input/output is used only in I/O interface mode.

Figure 3.10.13 Block Diagram of the Serial Channel 1

① Prescaler, Prescaler clock select

There are 9 bit prescaler and prescaler clock selection registers to generate input clock for 8 bit Timer0, 1, 16 bit Timer4, 5 and Serial Interface0, 1.

Figure 3.10.14 shows the block diagram. Table 3.10.1 shows prescaler clock resolution into the baud rate generator.




Figure 3.10.14 The Block Diagram of Prescaler

Table 3.10.1 Prescaler Clock Resolution to Baud Rate Generator

Select Prescaler Clock	Gear value	Prescaler Output Clock Resolution									
<prck1, 0=""></prck1,>	<gear2 0="" to=""></gear2>	φ T 0	φ T2	φΤ8	φ T32						
	000 (fc)	fc/2²	fc/2⁴	fc/2 ⁶	fc/2 ⁸						
	001 (fc/2)	fc/2³	fc/2 ⁵	fc/2 ⁷	fc/2 ⁹						
00	010 (fc/4)	fc/2 ⁴	fc/2 ⁶	fc/2 ⁸	fc/2 ¹⁰						
(f _{FPH})	011 (fc/8)	fc/2⁵	fc/2 ⁷	fc/2 ⁹	fc/2 ¹¹						
	100 (fc/16)	fc/2 ⁶	fc/2 ⁸	fc/2 ¹⁰	fc/2 ¹²						
10 (fc/16 clock)	XXX	_	fc/2 ⁸	fc/2 ¹⁰	fc/2 ¹²						

XXX : Don't care — : Can not use

The clock selected among f_{FPH} clock and $f_{C}/16$ clock is divided by 4 and input to this prescaler. This is selected by prescaler clock selection register SYSCR0 < PRCK1, 0>.

Resetting sets < PRCK1, 0 > to "00" selects the f_{FPH} clock input divided by 4.

The Baud Rate Generator selects between 4 clock inputs : ϕ T0, ϕ T2, ϕ T8, and ϕ T32 among the prescaler outputs.

The prescaler can be run or stopped by the timer operation control register TRUN < PRRUN >. Counting starts when < PRRUN > is set to "1". The prescaler is cleared to zero and stops operation when < PRRUN > is set to "0". Resetting clears < PRRUN > to "0", and the prescaler is cleared and stops operation.

When the IDLE1 mode (only the oscillator operates) is used, set TRUN <PRRUN> to '0' to stop this prescaler before the "HALT" instruction is executed.

② Baud Rate Generator

The baud rate generator is a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$, or $\phi T32$, is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BR1CR<BR1CK1,0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 2 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

UART mode

Transfer rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divisor of baud rate generator}} \div 16$$

I/O interface mode

Transfer rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divisor of baud rate generator}} \div 2$$

For example, when the source clock (fc) is 12.288 MHz, the input clock is ϕ T2 (fc/16), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

Baud Rate =
$$\frac{\text{fc/16}}{5} \div 16$$

= $12.288 \times 10^6 \div 16 \div 5 \div 16 = 9600 \text{ (bps)}$

Table 3.10.2 shows an example of the transfer rate in UART mode.

Also with 8-bit timer 0, the serial channel can get a transfer rate. Table 3.10.3 shows an example of baud rate using timer 0.

Table 3.10.2 Selection of Transfer Rate (1) (When Baud Rate Generator Is Used)

Unit (Kbps)

fc [MHz]	Input clock Frequency divisor	φ Τ 0	φ T 2	φ Τ8	φ T32
	2	76.800	19.200	4.800	1.200
9.830400	4	38.400	9.600	2.400	0.600
9.630400	8	19.200	4.800	1.200	0.300
	0	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
12.288000	Α	19.200	4.800	1.200	0.300
	3	76.800	19.200	4.800	1.200
14.745600	6	38.400	9.600	2.400	0.600
	С	19.200	4.800	1.200	0.300

Note1: Transfer rates in I/O interface mode are 8 times faster than the values given in the above table.

Note2: This table is calculated when fc is selected as a system clock. The clock gear is set for fc and the system clock as the prescaler clock input.

Table 3.10.3 Selection of Transfer Rate (2) (When timer 0 (input Clock ϕ T1) is used)

Unit (Kbps)

					OTHE (REPS)
fc TREG0	12.288 MHz	12 MHz	9.8304 MHz	8 MHz	6.144 MHz
1H	96		76.8	62.5	48
2H	48		38.4	31.25	24
3H	32	31.25			16
4H	24		19.2		12
5H	19.2				9.6
8H	12		9.6		6
АН	9.6				4.8
10H	6		4.8		3
14H	4.8				2.4

How to calculate the transfer rate (when timer 0 is used):

Transfer rate =
$$\frac{\text{SYSCR0} < \text{PRCK1 to 0}>}{\text{TREG0} \times 8 \times 16}$$
(When Timer 0 (input clock ϕ T1) is used)

Note1: Timer 0 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note2: This table is calculated when fc is selected as a system clock. The clock gear is set for fc and the f_{FPH} as the prescaler clock input.

3 Serial Clock Generation Circuit

This circuit generates the basic clock for transmitting and receiving data.

• I/O interface mode

When in SCLK output mode with the setting of SC1CR<IOC>="0", the basic clock will be generated by dividing the output of the baud rate generator by 2 as described before. When in SCLK input mode with the setting of SC1CR<IOC>= "1", the rising edge or falling edge will be detected according to the setting of SC1CR<SCLKS> register to generate the basic clock.

• UART mode

The setting of SC1MOD <SC1, 0> will select between the baud rate generator clock, internal clock ϕ 1 (max 625Kbps at fc = 20 MHz), or the match detect signal from timer 0 to generate the basic clock SIOCLK.

A Receiving Counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up according to the SIOCLK clock. 16 pulses of SIOCLK are used for receiving 1 bit of data, and the data bit is sampled three times at the 7th, 8th and 9th clock.

With these three samples, the received data bit is evaluated by the majority rule.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated such that the received data bit is determined to be "0".

5 Receiving Control

• I/O interface mode

When in SCLK output mode with the setting of SC1CR < IOC > = "0", the RxD1 signal will be sampled at the rising edge of the shift clock which is output to the SCLK1 pin.

When in SCLK input mode with the setting SC1CR<IOC>="1", the RxD1 signal will be sampled at the rising edge or falling edge of the SCLK input according to the setting of the SC1CR<SCLKS> register.

• UART mode

The receiving control block has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during the 3 samples, it is recognized as start bit and the receiving operation is started.

The data being received is also evaluated by the majority rule.

6 Receiving Buffer

To prevent an overrun error, the receiving buffer has a double buffer structure.

Received data is stored bit by bit in receiving buffer 1 (shift register type). When 7 bits or 8 bits of data is stored in the receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC1BUF) generating an interrupt INTRX1. The CPU reads only receiving buffer 2 (SC1BUF). Even before the CPU reads receiving buffer 2 (SC1BUF), the received data can be stored in receiving buffer 1. However, unless receiving buffer 2 (SC1BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC1CR < RB8 > are still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SC1CR < RB8 >.

When in 9-bit UART mode, the wake-up function of the slave controller is enabled by setting SC1MOD<WU> to "1", and interrupt INTRX1 occurs only when SC1CR<RB8> is set to "1".

7 Transmission Counter

The transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by the SIOCLK clock which generates TxDCLK every 16 clock pulses.



Figure 3.10.15 Generation of Transmission Clock

8 Transmission Controller

• I/O interface mode

In SCLK output mode with the setting of SC1CR < IOC > = "0", the data in the transmission buffer is output bit by bit to the TxD1 pin at the rising edge of the shift clock which is output from the SCLK1 pin.

In SCLK input mode with the setting of SC1CR<IOC> = "1", the data in the transmission buffer is output bit by bit to the TxD1 pin at the rising edge or falling edge of the SCLK input according to the setting of the SC1CR<SCLKS> register.

• UART mode

When transmission data is written to the transmission buffer from the CPU, transmission starts at the rising edge of the next TxDCLK, generating a transmission shift clock TxDSFT.

Handshake function

Serial channel 0 has a $\overline{\text{CTS0}}$ pin. Using this pin, data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled/disabled by SC1MOD<CTSE>.

When the $\overline{\text{CTS0}}$ pin goes high, after completion of the current data send, data send is halted until the $\overline{\text{CTS0}}$ pin goes low again. When the INTTX1 Interrupt is generated, it requests the next data send to the CPU.

Though there is no \overline{RTS} pin, a handshake function can be easily configured by setting any port assigned to be the RTS function. The \overline{RTS} should be output "High" to request send data halt after data receive is completed by software in the RXD interrupt routine.





Figure 3.10.16 Handshake Function



Note 1: If the $\overline{\text{CTS}}$ signal rises during transmission, the next data is not sent after the completion of the current transmission.

Note 2: Transmission starts at the first TxDCLK clock falling edge after the CTS signal falls.

Figure 3.10.17 Timing of CTS (Clear to send)

9 Transmission Buffer

The transmission buffer (SC1BUF) shifts out and sends the transmission data written from the CPU from the least significant bit (LSB) in order. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX1 interrupt.

10 Parity Control Circuit

When the serial channel control register SC1CR<PE>is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART modes. With SC1CR < EVEN > register, even or odd parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SC1BUF. The data is transmitted after the parity bit is stored in SC1BUF<TB7> when in 7-bit UART mode or in SC1MOD <TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before the transmission data is written to the transmission buffer.

For receiving, data are shifted in the receiving buffer 1, the parity is added after the data is transferred to receiving buffer 2 (SC1BUF), and then compared with SC1BUF<RB7> when in 7-bit UART mode and with SC1MOD<RB8> when in 8-bit UART mode. If they are not equal, a parity error occurs and SC1CR<PERR> flag is set.

1 Error Flag

Three error flags are provided to increase the reliability of receiving data.

1. Overrun error <OERR>

If all bits of the next data are received in receiving buffer 1 while valid data is stored in receiving buffer 2 (SC1BUF), an overrun error will occur.

2. Parity error < PERR>

The parity generated for the data shifted in receiving buffer 2 (SC1BUF) is compared with the parity bit received from RxD pin. If they are not equal, a parity error occurs.

3. Framing error <FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

® Signal Generating Timing

1) In UART mode

Receive

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Timing for interrupt generation	Around center of bit 8	Around center of parity bit	Around center of stop bit
Timing for framing generation	Around center of stop bit	Around center of stop bit	Around center of stop bit
Timing for parity error generation		Around center of parity bit	←
Timing for overrun error timing	Around center of bit 8	Around center of parity bit	Around center of stop bit

Send

Mode	9-Bit	8-Bit + Parity	8-Bit, 7-Bit + Parity, 7-Bit
Timing for interrupt generation	Immediately before stop bit sent	←	←

2) In I/O Interface mode

Timing for send	·	Immediately after rise of last SCLK0 signal (See Figure 3.10.20)
interrupt generation	SCLK0 input mode	Immediately after rise (rising mode) or fall (falling mode) of last SCLK0 signal (See Fiugre 3.10.21)
Timing for	SCLK0 output mode	Immediately after final SCLK0 (When received data are transferred to receive buffer 2 (SC0BUF)) (See Figure 3.10.22)
receive interrupt generation	SCLK0 input mode	Immediately after final SCLK0 (When received data are transferred to receive buffer 2 (SC0BUF)) (See Figure 3.10.23)

3.10.3 Operational Description

(1) Mode 0 (I/O interface mode)

This mode is able to use in channel 1.

This mode is used to increase the number of I/O pins for transmitting or receiving data to or from an external shifter register.

This mode includes the SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.10.18 Example of SCLK Output Mode Connection




Figure 3.10.19 Example of SCLK Input Mode Connection

1 Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD1 pin and SCLK1 pin respectively, each time the CPU writes data to the transmission buffer. When all data is output, INTES1<ITX1C> will be set to generate the INTTX1 interrupt.




Figure 3.10.20 Transmitting Operation in I/O interface Mode (SCLK Output Mode)

In SCLK input mode, 8-bit data is output from TxD1 pin when SCLK1 input becomes active after data is written to the transmission buffer by CPU.

When all data is output, INTES1<ITX1C> will be set to generate INTTX1 interrupt.




Figure 3.10.21 Transmitting Operation in I/O Interface Mode (SCLK Input Mode)

2 Receiving

In SCLK output mode, the synchronous clock is outputted from SCLK1 pin and the data is shifted to receiving buffer 1. This starts when the receive interrupt flag INTES1<IRX1C> is cleared by reading the received data. When 8-bit data are received, the data will be transferred to receiving buffer 2 (SC1BUF according to the timing shown below) and INTES1<IRX1C> will be set again to generate INTRX1 interrupt.




Figure 3.10.22 Receiving Operation in I/O interface Mode (SCLK Output Mode)

In SCLK input mode, the data is shifted to receiving buffer 1 when the SCLK input becomes active after the receive interrupt flag INTES1 <IRX1C> is cleared by reading the received data. When 8-bit data is received, the data will be shifted to receiving buffer 2 (SC1BUF according to the timing shown below) and INTES1 <IRX1C> will be set again to generate INTRX1 interrupt.




Figure 3.10.23 Receiving Operation in I/O interface Mode (SCLK Input Mode)

Note : For data receiving, the system must be placed in the receive enable state (SC1MOD < RXE > = "1")

(2) Mode 1 (7-bit UART Mode)

The 7-bit mode can be set by setting serial channel mode register SC1MOD <SM1,0> to "01". In this mode, a parity bit can be added, and the addition of the parity bit can be enabled or disabled by serial channel control register SC1CR<PE>, and even parity or odd parity is selected by SC1CR <EVEN> when <PE> is set to "1" (enable).

Setting example : When transmitting data with the following format, the control registers should be set as described below. Channel 0 is explained here.

```
Start bit 0 1 2 3 4 5 6 veven stop

Direction of transmission (transmission rate: 2400 bps at fc = 12.288 MHz)

Clock Condition

system clock : High frequency (fc)

prescaler clock : fc
```


```
7 6 5 4 3 2 1 0
P9CR
       ← X X - - - - 1
                                  Select P90 as the TxD0 pin.
       ← X X - X - 0 X 1
P9FC
SCOMOD \leftarrow X 0 - X 0 1 0 1
                                  Set 7-bit UART mode.
SCOCR ← X 1 1 X X X 0 0
                                  Add even parity.
                                  Set transfer rate at 2400 bps.
BROCR + 0 X 1 0 0 1 0 1
                                  Start the prescaler for the baud rate generator.
TRUN
       ← 1 X - - - - -
INTES0 ← 1 1 0 0 - - - -
                                  Enable INTTX0 interrupt and set interrupt level 4.
SCOBUF ← * * * * * * *
                                  Set data for transmission.
```

Note: X; Don't care -; No change

(3) Mode 2 (8-bit UART Mode)

The 8-bit UART mode can be specified by setting SC1MOD<SM1,0> to "10". In this mode, the parity bit can be added (the addition of a parity bit is enabled or disabled by SC1CR<PE>), and even parity or odd parity is selected by SC1CR<EVEN> when <PE> is set to "1" (enable).

Setting example : When receiving data with the following format, the control register should be set as described below.



Main setting

Interrupt processing

```
Acc ← SCOCR AND 00011100

if Acc ≠ 0 then ERROR

Acc ← SCOBUF

Read the received data.

Note: X; Don't care -; No change
```


(4) Mode 3 (9-bit UART Mode)

9-bit UART mode can be specified by setting SC1MOD<SM1,0> to "11". In this mode, parity bit cannot be added.

For transmission, the MSB (9th bit) is written in SC1MOD <TB8>. For receiving it is stored in SC1CR <RB8>. For writing and reading of the buffer, the MSB is read or written first then the rest of the data from SC1BUF.

Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC1MOD<WU> to "1". The interrupt INTRX1 occurs only when <RB8>=1.




Note: TxD pin of the slave controllers must be in open drain output mode.


Figure 3.10.24 Serial Link Using Wake-Up Function

Protocol

- ① Select the 9-bit UART mode for the master and slave controllers.
- ② Set SC1MOD < WU > bit of each slave controller to "1" to enable data receiving.
- 3 The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) < TB8 > is set to "1".




- 4 Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- (5) The master controller transmits data to the specified slave controller whose SC1MOD<WU> bit is cleared to "0". The MSB (bit 8) < TB8 > is cleared to "0".



- (6) The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or <RB8>) are set to "0" to disable the interrupt INTRX1.
 - The slave controllers (WU=0) can transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting example : To link two slave controllers serially with the master controller, and use the internal clock $\phi 1$ as the transfer clock.



Since serial channels 0 and 1 operate in exactly the same way, channel 0 is used for the purposes of explanation.

Setting the master controller

Main

```
      P9CR
      ← X X - - - - X 1

      P9FC
      ← X X - X - 0 X 1

      INTES0
      ← 1 1 0 0 1 1 0 1

      Enable INTTX0 and set the interrupt level 4.

      Enable INTRX0 and set the interrupt level 5.

      SC0MOD
      ← 1 0 1 0 1 1 1 0

      SC0BUF
      ← 0 0 0 0 0 0 0 1

Select P90 as TxD0 pin.

Enable INTTX0 and set the interrupt level 4.

Enable INTRX0 and set the interrupt level 5.

Set 

§ 1 as the transmission clock in 9-bit UART mode.

Set the select code for slave controller 1.
```

INTTX0 interrupt

```
SCOMOD \leftarrow 0 - - - - - - Sets TB8 to "0". SCOBUF \leftarrow * * * * * * * * * * Set data for transmission.
```

• Setting the slave controller

Main

```
Acc ← SCOBUF
```

```
if Acc = Select code

Then SCOMOD \leftarrow - - - 0 - - - Clear < WU > to "0".
```

3.11 Analog / Digital Converter

TMP93CS42A contains an analog / digital converter (AD converter) with 5-channel analog input that features 10-bit successive approximation.

Figure 3.11.1 shows the block diagram of the AD converter. 5-channel analog input pins (AN4 to AN0) are shared by input-only port P5 which also can be used as a general purpose input port.




Figure 3.11.1 Block Diagram of AD Converter

Note 1 : This AD converter does not have a built-in sample and hold circuit.

Note 2 : When the power supply current is reduced in IDLE2, IDLE1, STOP mode, there is possible to set a standby enabling the internal comparator. Stop operation of AD converter before execution of "HALT" instruction. And set ADMOD2<SPEED1, 0> ="00"

Note 3 : The operation above is guaranteed with $f_{FPH} \ge 4$ MHz.





Figure 3.11.2 AD Control Register (1/2)



Note: Set the <VREFON> register to "1" before starting (write <ADS> to "1") conversion.

Figure 3.11.2 AD Control Register (2/2)

ADREG04I	
(0060H)	

	7	6		5		4		3		2		1		0
Bit symbol	ADR01	ADR00					<u> </u>		<u> </u>		·/		<u> </u>	/
Read/Write							R							
After reset	Unde	fined		1	-	1	-	1		1		1		1
Function	Lower 2 b	Lower 2 bits of AD result for AN0 or AN4 are stored.												

ADREG04H (0061H)

	7	6	5	4	3	2	1	0						
Bit symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02						
Read/Write		R												
After reset				Unde	fined									
Function	Upper 8 b	its of AD re	sult for AN	0 or AN4 are	e stored.									

ADREG15L (0062H)

	7	6		5		4		3		2		1		0
Bit symbol	ADR11	ADR10	/		, ,		····/		 /		·/		·/	
Read/Write							R							
After reset	Undef	ined		1		1	- :	1		1	- :	1		1
Function	Lower 2 bits of AD result for AN1 are stored.													

ADREG15H (0063H)

	7	6	5	4	3	2	1	0						
Bit Symbol	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12						
Read/Write		R												
After reset		Undefined												
Function	Upper 8 b	its of AD re	sult for AN	1 are stored										

Note : The result registers (ADREG04L/H) are used both as AN0 and AN4. They are stored into ADREG04.




Figure 3.11.3 AD Conversion Result Register (ADREG04, 15) (1/2)

		7	6	5		4		3		2		1		0	
ADREG26L (0064H)	Bit symbol	ADR21	ADR20				·/		/,		/		·/	/	
(000,	Read/Write	R													
	After reset	Unde ⁻	fined	1		1		1		1		1		1	
	Function	Lower 2 b	ower 2 bits of AD result for AN2 are stored.												

		7	6	5	4	3	2	1	0	
ADREG26H (0065H)	Bit symbol	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22	
(00001.)	Read/Write									
	After reset	ut Undefined								
	Function	Upper 8 bits of AD result for AN2 are stored.								

		7	6	5		4		3		2		1		0
ADREG37L (0066H)	Bit symbol	ADR31	ADR30				/		·/		·/		·/	/
Read/Write R														
	After reset	Unde	fined	1		1		1	-	1		1	- !	1
	Function	Lower 2 bits of AD result for AN3 are stored.												

		7	6	5	4	3	2	1	0	
ADREG37H (0067H)	Bit symbol	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32	
(000/11)	Read/Write	1								
	After reset	Undefined								
	Function	Upper 8 bits of AD result for AN3 are stored.								




Figure 3.11.3 AD Conversion Result Register (ADREG26, 37) (2/2)

3.11.1 Operation

(1) Analog Reference Voltage

The high analog reference voltage is applied to the VREFH pin, and the low analog reference voltage is applied to VREFL pin.

The reference voltage between VREFH and VREFL is divided by 1024 (using string resistance) and compared with the analog input voltage for AD conversion.

The switch between VREFH and VREFL can be cut (OFF) by writing "0" to <VREFON>.

When the conversion can be started when $\langle VREFON \rangle = "0"$, a "1" must be written to $\langle VREFON \rangle$ and wait for 3 μ s that the internal reference voltage is stable (regardless to fc) before writing "1" to $\langle ADS \rangle$.

(2) Analog Input Channels

The analog input channel is selected by ADMOD2<ADCH2 to 0>. However, which channel to select depends on the operation mode of the AD converter.

In fixed analog input mode, one channel is selected by <ADCH2 to 0> among five pins: AN0 to AN4. In analog input channel scan mode, the number of channels to be scanned is specified by <ADCH2 to 0>, such as AN0, AN0 \rightarrow AN1, AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3.

When reset, the AD conversion channel register will be initialized to ADMOD2 <ADCH2 to 0> = 000, so that the AN0 pin will be selected.

The pins which are not used as analog input channels can be used as ordinary input port pins on port P5.

(3) Starting AD Conversion

AD conversion starts when AD conversion register ADMOD1 < ADS> is written "1". When conversion starts, conversion busy flag ADMOD1 < ADBF> which indicates "conversion is in progress" will be set to "1".

(4) AD Conversion Mode

Both fixed AD conversion channel mode and conversion channel scan mode have two conversion modes, single and repeat conversion modes.

In fixed channel repeat mode, conversion of the specified single channel is executed repeatedly.

In scan repeat mode, scanning from AN0, ···→ AN3 is executed repeatedly.

The AD conversion mode is selected by ADMOD1 < REPET, SCAN >.

(5) AD Conversion Speed Selection

There are four AD conversion speed modes. The selection is determined by ADMOD2<SPEED1, 0> register.

When reset, $\langle SPEED1, 0 \rangle$ will be initialized to "00", so that the 160 state conversion mode will be selected. (16 μ s at 20 MHz)

AD Conversion End and Interrupt

• AD conversion single mode

ADMOD1 < EOCF > for AD conversion end will be set to "1", ADMOD1 < ADBF > busy flag will be reset to "0", and INTAD interrupt will be enabled when AD conversion of specified channel ends in fixed conversion channel mode or when AD conversion of the last channel ends in channel scan mode.

AD conversion repeat mode

For both fixed conversion channel mode and conversion channel scan mode, INTAD should be disabled when in repeat mode. Always set the INTEOAD at "000" to disable the interrupt request. Write "0" to ADMOD1 < REPET > to end the repeat mode. Then the repeat mode will be exited as soon as the conversion in progress completes.

(7) Storing the AD Conversion Result

The results of AD conversion are stored in ADREG04 to ADREG37 registers for each channel. The result register ADREG04 is used both as AN0 and AN4. However, the current conversion data can not determine which channels. In repeat mode, the registers are updated whenever conversion ends. ADREG04 to ADREG37 are read-only registers.

Reading the AD Conversion Result

The results of AD conversion are stored in ADREG04 to ADREG37 registers. When the contents of one of the lower 2 bits register (ADREGxL) are read, ADMOD1 < EOCF > will be cleared to "0". < EOCF > is not cleared to "0" when the contents of one of the upper 8 bits register (ADREGXH) are read, where x corresponds to the channel number.

Setting example: ① When the analog input voltage of the AN3 pin is AD converted by 160 states speed and the result is transfered to the memory address 0100H by AD interrupt INTAD routine

Main setting

```
INTEOAD ← 1 1 0 0 - - - -
                                   Enable INTAD and set interrupt level 4.
ADMOD2
          ← 1 X 0 0 X 0 1 1
                                   Specify AN3 pin as an analog input channel and
ADMOD1
          \leftarrow X X 0 0 X 1 X X
                                   starts AD conversion in 160 states speed mode.
```

Interrupt processing

```
WA
            ← (ADREG37)
                                   Read ADREG37L and ADREG37H values and write
                                   to WA (16 bit)
WA
                                   Right-shifts WA six times and writes 0 in upper
                                   bits.
(000100H)←
                                   Writes contents of WA in memory at 0100H
```

② When the analog input voltage of the AN0 to AN3 pins (4 pins) are AD converted by 320 states speed and set the channel scan and repeat mode.

```
INTEOAD ← 1 0 0 0 - - - -
                                 INTAD disenable.
ADMOD2
          ← 1 X 0 1 X 0 1 1
                                 Specify ANO to AN3 pins as input channel and scan
          ← X X 1 1 X 1 0 0
                                 and repeat mode and starts AD conversion.
ADMOD1
        X:Don't care
Note:
                         -: No change
```

3.12 Watchdog Timer (Runaway Detecting Timer), Warming Up Timer

TMP93CS42A contains a watchdog timer for Runaway detection.

The watchdog timer (WDT) is used to return the CPU to a normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt to notify the CPU of the malfunction.

Connecting the watchdog timer detect signal to the reset pin internally forces a reset.

This watchdog timer consists of 7-stage and 15-stage binary counters.

These binary counters are also used as a warming up timer for the internal oscillator stabilization. This is used for STOP releasing.

3.12.1 Configuration

Figure 3.12.1 shows the block diagram of the watchdog timer (WDT).




Figure 3.12.1 Block Diagram of Watchdog Timer / Warming up Timer

The watchdog timer consists of 7-stage and 15-stage binary counters which use System clock (f_{SYS}) as the input clock. The 15-stage binary counter has $f_{SYS}/2^{15}$, $f_{SYS}/2^{17}$, $f_{SYS}/2^{19}$ and $f_{SYS}/2^{21}$ output. Selecting one of these outputs with in the WDMOD register generates a watchdog interrupt, and outputs watchdog timer out when an overflow occurs.

For the warming-up counter, 2^7 and 2^9 outputs of 15-stage binary counter can be selected using WDMOD<WARM> register. When a stable-external oscillator is used, shorter warming-up time is available using T45CR<QCU> register. When <QCU>=1, counting value of 2^7 is selected.

When the watchdog timer is in operation, this shorter warming-up time function cannot be selected. The warming-up timer function can be available by setting $\langle QCU \rangle = 0$.

Example:

LDW (WDMOD), B100H; disable

LD (WDCR), 4EH ; write clear code SET 7, (WDMOD) ; enable again

The watchdog timer out pin can also be connected to the reset pin internally.




Figure 3.12.2 Normal Mode




Figure 3.12.3 Reset Mode

3.12.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog Timer Mode Register (WDMOD)
 - ① Setting the detecting time of watchdog timer <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD < WDTP1, 0 > = "00" when reset.

The detecting time of WDT is shown Figure 3.12.6.

② Watchdog timer enable/disable control <WDTE>

When reset, WDMOD < WDTE > is initialized to "1" to enable the watchdog timer.

To disable, it is necessary to clear this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return from the disable state to enable state by merely setting <WDTE> to "1".

3 Watchdog timer out reset connection < RESCR>

This bit is used to connect the output of the watchdog timer with RESET internally. Since WDMOD<RESCR>is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear of binary counter of the watchdog timer function.

• Disable control

By writting the disable code (B1H) in this WDCR register after clearing WDMOD<WDTE> to "0", the watchdog timer can be disabled.

• Enable control

Set WDMOD < WDTE > to "1".

• Watchdog timer clear control

The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).




Figure 3.12.4 Watchdog Timer Mode Register




Figure 3.12.5 Watchdog Timer Control Register

at fc = 20 MHz

Gear value	Watch Dog Timer Detecting Time WDMOD <wdtp1, 0=""></wdtp1,>								
	00	01	10	11					
000 (fc)	3.277 ms	13.107 ms	52.429 ms	209.715 ms					
001 (fc/2)	6.554 ms	26.214 ms	104.858 ms	419.430 ms					
010 (fc/4)	13.107 ms	52.429 ms	209.715 ms	838.861 ms					
011 (fc/8)	26.214 ms	104.858 ms	419.430 ms	1.678 s					
100 (fc/16)	52.429 ms	209.715 ms	838.861 ms	3.355 s					

Note: When using as the watchdog timer, write "0" to T45CR < QCU > bit.

Figure 3.12.6 Watchdog Timer Detecting Time

3.12.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD < WDTP1, 0> and T45CR < QCU > registers. For normal operation, the watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (runaway) due to the INTWD Interrupt and it is possible to return to normal operation by use of recovery program.

The watchdog timer restarts operation immediately after reset is released.

The watchdog timer stops its operation in the IDLE1 and STOP modes. In the RUN mode, the watchdog timer is operational. When the bus is released (BUSAK = "L"), WDT continues counting.

The watchdog timer is enabled in IDLE2 mode, but the over flow interrupt is disabled. Disable the watchdog timer before entering IDLE2 mode.

Example: ① Clear the binary counter

```
WDCR ← 0 1 0 0 1 1 1 0 Write clear code (4EH).
```

② Set the watchdog timer detecting time to 218/f_{SYS}

```
WDMOD \leftarrow 1 0 1 - - - X X
```

3 Disable the watchdog timer.

```
WDMOD \leftarrow 0 - - - - - X X Clear WDTE to "0". WDCR \leftarrow 1 0 1 1 0 0 0 1 Write disable code (B1H).
```

4 Set IDLE1 mode.

5 Set the STOP mode (warming up time: 216/fsys)

```
WDMOD ← - - - 1 0 1 X X
Executes HALT command.

Execute HALT instruction. Set the standby mode.
```

4. Electrical Characteristics

4.1 Absolute Maximum Ratings (TMP93CS42AF)

"X" used in an expression shows a frequency of clock f_{FPH} selected by SYSCR1<SYSCK>. If a clock gear is selected, a value of "X" is different. The value as an example is calculated at fc, gear=1/fc (SYSCR1<SYSCK, GEAR 2 to 0>= "0000").

Parameter	Symbol	Rating	Unit
Power Supply Voltage	V _{CC}	– 0.5 to 6.5	V
Input Voltage	V _{IN}	- 0.5 to V _{CC} + 0.5	V
Output Current (total)	Σl _{OL}	120	mA
Output Current (total)	ΣΙΟΗ	- 80	mA
Power Dissipation (Ta = 85° C)	P _D	600	mW
Soldering Temperature (10 s)	T _{SOLDER}	260	°C
Storage Temperature	T _{STG}	– 65 to 150	°C
Operating Temperature	T _{OPR}	– 40 to 85	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

4.2 DC Characteristics (1/2)

	Parameter	Symbol	Condition	Min	Typ. (Note)	Max	Unit
1 /	er Supply Voltage AV _{CC} = V _{CC} AV _{SS} = V _{SS} = 0 V	V _{CC}	fc = 4 to 20 MHz	4.5		5.5	٧
Input Low Voltage	AD0 to 15 Port2 to A (except P87, P5) RESET,NMI EA X1 INTO, INT5, INT7, INT8, INT9	VIL VIL1 VIL2 VIL3 VIL4 VIL5	V _{CC} = 5 V ± 10%	-0.3		0.8 0.3 V _{CC} 0.25 V _{CC} 0.3 0.2 V _{CC}	V
Input High Voltage	AD0 to 15 Port2 to A (except P87) RESET, NMI EA X1 INTO, INT5, INT7, INT8, INT9	V _{IH} V _{IH1} V _{IH2} V _{IH3} V _{IH4} V _{IH5}	V _{CC} = 5 V ± 10%	2.2 0.7 V _{CC} 0.75 V _{CC} V _{CC} – 0.3 0.8 V _{CC} 2.8		V _{CC} + 0.3	•
	out Low Voltage out High Voltage	V _{OL}	I_{OL} = 1.6 mA (V_{CC} = 5 V ± 10%) I_{OH} = -400 μ A (V_{CC} = 5 V ± 10%)	4.2		0.45	v

Note: Typical values are for Ta = 25 °C and V_{CC} = 5 V unless otherwise noted.

4.2 DC Characteristics (2/2)

Parameter	Symbol	Condition	Min	Typ.(Note1)	Max	Unit
Darlington Drive Current (8 Output Pins Max)	I _{DAR} (Note2)	$V_{EXT} = 1.5 \text{ V}$ $R_{EXT} = 1.1 \text{ k}\Omega$ $V_{CC} = 5 \text{ V} \pm 10\%$	- 1.0		- 3.5	mA
Input Leakage Current	ILI	$0.0 \le V_{IN} \le V_{CC}$		0.02	± 5	
Output Leakage Current	I _{LO}	$0.2 \le V_{IN} \le V_{CC} - 0.2$		0.05	± 10	μA
Power Down Voltage (at STOP, RAM Back up)	V _{STOP}	$V_{IL2} = 0.2 V_{CC},$ $V_{IH2} = 0.8 V_{CC}$	2.0		6.0	<
RESET Pull Up Resister	R _{RST}	V _{CC} = 5 V ± 10%	50		150	kΩ
Pin Capacitance	C _{IO}	fc = 1 MHz			10	pF
Schmitt Width RESET, NMI	V _{TH}		0.4	1.0		٧
Programmable Pull Down Resistor	R _{KL}	V _{CC} = 5 V ± 10%	10		80	
Programmable Pull Up Resistor	R _{KH}	V _{CC} = 5 V ± 10%	50		150	kΩ
NORMAL (Note3)		$V_{CC} = 5 V \pm 10\%$		19	25	
NORMAL2 (Note4)]	fc = 20 MHz		24	30	1
RUN	laa			17	25	mA
IDLE2	lcc			10	15	1
IDLE1	1			3.5	5	1
STOP	1	V _{CC} = 5 V ± 10%		0.2	10	μ A

- Note 1: Typical values are for $Ta=25^{\circ}C$ and Vcc=5 V unless otherwise noted.
- Note 2: I_{DAR} is guaranteed for total of up to 8 ports.
- Note 3: The condition of measurement of Icc (NORMAL).

Operates only CPU, output ports are open and input ports fixed.

Note 4: The condition of measurement of Icc (NORMAL2).

Operates all functions, output ports are open and input port fixed.

4.3 **AC Characteristics**

 $V_{CC} = 5 V \pm 10\%$

No.	Parameter	Symbol	Vari	able	16 N	/lHz	20 N	ЛHz	Unit
INO.	rarameter	Зуптвот	Min	Max	Min	Max	Min	Max	Onit
1	Osc. Period (= x)	tosc	50	31250	62.5		50		ns
2	CLK pulse width	t _{CLK}	2x - 40		85		60		ns
	A0 to 23 Valid→ CLK Hold	t _{AK}	0.5x - 20		11		5		ns
4	CLK Valid→ A0 to 23 Hold	t _{KA}	1.5x - 70		24		5		ns
5	A0 to 15 Valid→ ALE fall	t _{AL}	0.5x - 15		16		10		ns
6	ALE fall → A0 to 15 Hold	t _{LA}	0.5x - 20		11		5		ns
7	ALE High pulse width	t _{LL}	x – 40		23		10		ns
8	ALE fall → RD/WR fall	t _{LC}	0.5x - 25		6		0		ns
9	RD/WR rise → ALE rise	t _{CL}	0.5x - 20		11		5		ns
10	A0 to 15 Valid→RD/WR fall	t _{ACL}	x – 25		38		25		ns
11	A0 to 23 Valid→RD/WR fall	t _{ACH}	1.5x - 50		44		25		ns
12	RD/WR rise→ A0 to 23 Hold	tcA	0.5x - 25		6		0		ns
13	A0 to 15 Valid→ D0 to 15 input	t _{ADL}		3.0x – 55		133		95	ns
14	A0 to 23 Valid→ D0 to 15 input	t _{ADH}		3.5x – 65		154		110	ns
15	\overline{RD} fall \rightarrow D0 to 15 input	t_{RD}		2.0x – 60		65		40	ns
16	RD Low pulse width	t _{RR}	2.0x - 40		85		60		ns
17	RD rise→ D0 to 15 Hold	t_{HR}	0		0		0		ns
18	\overline{RD} rise \rightarrow A0 to 15output	t_{RAE}	x – 15		48		35		ns
19	WR Low pulse width	tww	2.0x - 40		85		60		ns
20	D0 to 15 Valid→ WR rise	t_{DW}	2.0x - 55		70		45		ns
21	WR rise →D0 to 15 Hold	t_{WD}	0.5x - 15		16		10		ns
22	A0 to 23 Valid $\rightarrow \overline{\text{WAIT}}$ input $\binom{2\text{WAIT}}{+ \text{n mode}}$	t _{AWH}		5.5x – 90		254		185	ns
23	A0 to 15 Valid $\rightarrow \overline{WAIT}$ input $\binom{2WAIT}{+ \text{n mode}}$	t _{AWL}		5.0x - 80		223		170	ns
	$\overline{RD}/\overline{WR}$ fall $\rightarrow \overline{WAIT}$ Hold $\binom{2WAIT}{+ \text{n mode}}$	tcw	4.0x + 0		250		200		ns
25	A0 to 23 Valid→ PORT input	t _{APH}		2.5x – 120		36		5	ns
26	A0 to 23 Valid→ PORT Hold	t _{APH2}	2.5x + 50		206		175		ns
27	WR rise→ PORT Valid	t _{CP}		200		200		200	ns
	A0 to 23 Valid→ RAS fall	tasrh	1.0x - 40		23		10		ns
29	A0 to 15 Valid→ RAS fall	tasrl	0.5x - 15		16		10		ns
	\overline{RAS} fall \rightarrow D0 to 15 input	t _{RAC}		2.5x – 70		86		55	ns
31	RAS fall → A0 to 15 Hold	t_{RAH}	0.5x - 15		16		10		ns
32	RAS Low pulse width	t _{RAS}	2.0x - 40		85		60		ns
33	RAS High pulse width	t _{RP}	2.0x - 40		85		60		ns
34		t _{RSH}	1.0x - 40		23		10		ns
	RAS rise → CAS rise	t _{RSC}	0.5x - 25		6		0		ns
36	RAS fall→CAS fall	t_{RCD}	1.0x - 40		23		10		ns
37	\overline{CAS} fall \rightarrow D0 to 15 input	t _{CAC}		1.5x – 65		29		10	ns
38	CAS Low pulse width	tcas	1.5x - 30		64		40		ns


AC Measuring Conditions

Output Level : High 2.2 V / Low 0.8 V, CL = 50 pF (However CL = 100 pF for AD0 to AD15, A0 to A23, ALE, RD, WR, HWR, R/W, CLK, RAS, CAS0 to CAS2)


• Input Level : High 2.4 V / Low 0.45 V (AD0 to AD15)

High $0.8 \times V_{CC} / Low 0.2 \times V_{CC}$ (Except for AD0 to AD15)

(1) Read Cycle



(2) Write Cycle



4.4 AD Conversion Characteristics

 $AV_{CC} = V_{CC}$, $AV_{SS} = V_{SS}$

Parameter	Symbol	Power Supply	Min	Тур	Max	Unit
Analog reference voltage (+)	V _{REFH}		V _{CC} – 1.5 V	Vcc	Vcc	
Analog reference voltage (–)	V _{REFL}		Vss	V_{SS}	V _{SS} + 0.2 V	V
Analog input voltage range	V _{AIN}	$V_{CC} = 5 V \pm 10\%$	V_{REFL}		V _{REFH}	
Analog current for analog reference voltage < VREFON> = 1	I _{REF} (V _{REFL} = 0 V)	$V_{CC} = 5 V \pm 10\%$		0.5	1.5	mA
<vrefon> = 0</vrefon>	(TREIE 0 1)			0.02	5.0	μΑ
Error (excluding quantizing error)	_			± 1.0	±3.0	LSB

Note 1: $1LSB = (V_{REFH} - V_{REFL})/2^{10}$

Note 2: The operation above is guaranteed with $f_{FPH} \ge 4$ MHz.

Note 3: The value ICC includes the current which flows through AVCC pin.

4.5 Serial Channel Timing


① SCLK Input Mode

Da va matav	C. mala al	Vari	20 MHz		Unit	
Parameter	Symbol	Min	Max	Min	Max	Unit
SCLK cycle	t _{SCY}	16x		8.0		μS
Output Data → SCLK rising/falling timing*	toss	t _{SCY} /2 – 5x – 50		100		ns
SCLK rising/falling timing* → Output Data hold	t _{OHS}	5x – 100		150		ns
SCLK rising/falling timing* → Input Data hold	t _{HSR}	0		0		ns
SCLK rising/falling timing* → effective data input	t _{SRD}		t _{SCY} – 5x – 100		450	ns

^{*)} SCLK rising/falling timing ··· SCLK rising in the rising mode of SCLK, SCLK falling in the falling mode of SCLK.

2 SCLK Output Mode

Parameter	Cumbal	Vari	20 N	Unit		
Parameter	Symbol	Min	Max	Min	Max	Unit
SCLK cycle (programmable)	t _{SCY}	16x	8192x	8.0	409.6	μS
Output Data \rightarrow SCLK rising edge	toss	t _{SCY} – 2x – 150		550		ns
SCLK rising edge→Output Data hold	t _{OHS}	2x - 80		20		ns
SCLK rising edge→Input Data hold	t _{HSR}	0		0		ns
SCLK rising edge→ effective data input	t _{SRD}		t _{SCY} – 2x – 150		550	ns



4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6, TI7)

Parameter	Cala al	Variable		20 N	l l mile	
Parameter	Symbol	Symbol Min Max Min Max Un t _{VCK} 8X + 100 500 ns t _{VCKL} 4X + 40 240 ns	Unit			
Clock Cycle	t _{VCK}	8X + 100		500		ns
Low level clock Pulse width	t _{VCKL}	4X + 40		240		ns
High level clock Pulse width	t _{VCKH}	4X + 40		240		ns

4.7 Interrupt and Capture

(1) <u>NMI</u>, <u>INTO</u>

Parameter	Symbol	Vari	able	20 N	ЛHz	Unit
Parameter	Symbol	Min	Max	Min	Max	Unit
NMI, INTO Low level Pulse width	t _{INTAL}	4X		200		ns
NMI, INTO High level Pulse width	t _{INTAH}	4X		200		ns

(2) INT4 to 9

INT4 to 9 input pulse width depends on the operation clock of CPU and Timer (9 bit prescaler). The following shows the pulse width for each clock.


Clock selection	t _{INTBL} (INT4 to 9 Lo	w level Pulse width)	t _{INTBH} (INT4 to 9 Hi	gh level Pulse width)	
for Prescaller	Variable	20 MHz	Variable	20 MHz	Unit
<prck1, 0=""></prck1,>	Min	Min	Min	Min	
00 (f _{FPH})	8X + 100	500	8X + 100	500	ns
10(fc/16)	128X + 0.1	6.5	128X + 0.1	6.5	μS

4.8 SCOUT pin AC characteristics


Doromotor	C h. a.l	Vari	able	20 MHz	
Parameter	Symbol	Min	Max	20 MHz Min Max 15	Max
High-level pulse width		0 FV 10		15	
VCC = 5V ± 10%	t _{SCH}	0.5X-10		15	
Low-level pulse width		0.57.40		45	
VCC = 5V ± 10%	t _{SCL}	0.5X-10		15	

Measurement condition

• Output level: High 2.2 V / Low 0.8 V, CL = 10 pF



4.9 Timing Chart for Bus Request/Bus Acknowledge



Parameter	Sumbal	Variable		20 N	Unit	
rarameter	Symbol	Min	Max	Min	Max	Unit
BUSRQ set-up time to CLK	t _{BRC}	120		120		ns
CLK→ BUSAK falling edge	t _{CBAL}		1.5x + 120		195	ns
CLK→ BUSAK rising edge	t _{CBAH}		0.5x + 40		65	ns
Output Buffer is off to BUSAK	t _{ABA}	0	80	0	80	ns
BUSAK to Output Buffer is on.	t _{BAA}	0	80	0	80	ns

Note 1: The Bus will be released after the \overline{WAIT} request is inactive, when the \overline{BUSRQ} is set to "0" during "Wait" cycle.

Note 2: This line only shows the output buffer is off-state.

It doesn't indicate the signal level is fixed.

Just after the bus is released, the signal level which is set before the bus is released is kept dynamically by the external capacitance. Therefore, to fix the signal level by an external resistor during bus releasing, designing is executed carefully because the level-fix will be delayed.

The internal programmable pull-up / pull-down resistor is switched active / non-active by an internal signal.

5. Table of Special Function Registers (SFRs)

(SFR; Special Function Register)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-byte addresses from 000000H to 00007FH.

- (1) I/O port
- (2) I/O port control
- (3) Timer control
- (4) Watch Dog Timer control
- (5) Serial Channel control
- (6) AD converter control
- (7) Interrupt control
- (8) Chip Select / Wait control
- (9) Clock Control

Configuration of the table

Symbol	Name	Address	7	6		\mathbb{Z}	1	0	
									→Bit symbol
					: \ :	//			→Read / Write
									→Initial value afrer reset
						JĮ			→ Remarks

Note: "Prohibit RMW" in table means that you cannot use RMW instructions to these registers.

(Example) In case of setting only the bit0 of register P0CR, you mustn't use "Set 0, (0002H)"

Table 5 I/O register address map

Address	Name	Address	Name	Address	Name	Address	Name
000000H	P0	20H	TRUN	40H	TREG6L	60H	ADREG04L
1H	P1	21H		41H	TREG6H	61H	ADREG04H
2H	P0CR	22H	TREG0	42H	TREG7L	62H	ADREG15L
3H		23H	TREG1	43H	TREG7H	63H	ADREG15H
4H	P1CR	24H	TMOD	44H	CAP3L	64H	ADREG26L
5H	P1FC	25H	TFFCR	45H	CAP3H	65H	ADREG26H
6H	P2	26H	TREG2	46H	CAP4L	66H	ADREG37L
7H	P3	27H	TREG3	47H	CAP4H	67H	ADREG37H
8H	P2CR	28H	P0MOD	48H	T5MOD	68H	B0CS
9H	P2FC	29H	P1MOD	49H	T5FFCR	69H	B1CS
AH	P3CR	2AH	PFFCR	4AH		6AH	B2CS
вн	P3FC	2BH		4BH		6BH	
СН	P4	2CH		4CH		6CH	
DH	P5	2DH		4DH		6DH	CKOCR
EH	P4CR	2EH		4EH		6EH	SYSCR0
FH		2FH		4FH		6FH	SYSCR1
10H	P4FC	30H	TREG4L	50H	SC0BUF	70H	INTE0AD
11H		31H	TREG4H	51H	SC0CR	71H	INTE45
12H	P6	32H	TREG5L	52H	SC0MOD	72H	INTE67
13H	P7	33H	TREG5H	53H	BR0CR	73H	INTET10
14H	P6CR	34H	CAP1L	54H	SC1BUF	74H	INTE89
15H	P7CR	35H	CAP1H	55H	SC1CR	75H	INTET54
16H	P6FC	36H	CAP2L	56H	SC1MOD	76H	INTET76
17H	P7FC	37H	CAP2H	57H	BR1CR	77H	INTES0
18H	P8	38H	T4MOD	58H	ODE	78H	INTES1
19H	P9	39H	T4FFCR	59H		79H	
1AH	P8CR	3AH	T45CR	5AH		7AH	
1BH	P9CR	3ВН		5BH		7BH	IIMC
1CH	P8FC	3CH		5CH	WDMOD	7CH	DMA0V
1DH	P9FC	3DH		5DH	WDCR	7DH	DMA1V
1EH	PA	3EH		5EH	ADMOD1	7EH	DMA2V
1FH	PACR	3FH		5FH	ADMOD2	7FH	DMA3V

Note: Do not access the addresses without allocated register names. \\

(1) I/O Port

Symbol	Name	Address	7	6	5	4	3	2	1	. 0
			P07	P06	P05	P04	P03	P02	P01	P00
P0	PORT0	00H				R/	w			
						Unde	rfined			
						Input	mode			
			P17	P16	P15	P14	P13	P12	P11	P10
P1	PORT1	01H				R/	w			
			0	0	0	0	0	0	0	0
							mode			
			P27	P26	P25	P24	P23	P22	P21	P20
P2	PORT2	06H					<u>św</u>			
			0	0	0	0	0	0	0	: 0
							mode		: -	
			P37	P36	P35	P34	P33	P32	P31	P30(Note1)
Р3	PORT3	07H					<u>w</u>			
			1	1	1	1	1 1	1	1	1
					Input	mode				ut mode
	DODT4	0.511						P42	: P41	: P40
P4	PORT4	0CH							* R/W	: 4
							<u> </u>	0	1	1
			P57	P56	P55	P54	P53	P52	Input mode P51	
P5	PORT5	0DH	P5/	: P30	: P35			; P3Z	;	: P50
5	PORTS						R mode			
			P67	P66	P65	P64	P63	P62	P61	
Р6	PORT6	12H	107	. 100	105		: 103 R/W	. 102	. 101	. 100
'	101110	12	1	1	1	1	1	1	1	1
				· · ·			mode	· · ·	· ·	
							P73	P72	P71	P70
P7	PORT7	13H					:	* R	-	
							1	1	1	1
								Input	mode	•
			P87	P86	P85	P84	P83	P82	P81	P80
P8	PORT8	18H				* F	R/W			
			1	1	1	1	1	1	1	1
				•		Input	mode	•		•
			P97	P96	P95	P94		P92	P91	P90
Р9	PORT9	19H	R/W	R/W			* F	k/W		
	(note2)		1	1	1	1	1	1	1	1
			Output mode	Output mode			Input	mode		
			PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PA	PORTA	1EH				R/	W			
							1			
						Input	mode			

Note 1: When P30 pin is defined as \overline{RD} signal output mode (P30F = 1), the output latch of P30 is output to P61 pin.

Note 2: Port 96, 97 are open drain output type.

Read/Write R/W R W

Either read or write is possible
Only read is possible
Only write is possible
Prohibit Read Modify Write. (Prohibit RES/SET/TSET/CHG/STCF/ANDCF/ORCF/XORCF Instruction)
Read-modify-write is prohibited when controlling the PU/PD resistors. Prohibit RMW

*R/W

(2) I/O Port Control (1/2)

Symbol	Name	Address	7	. 6	5	4	3	. 2	1	0
,			P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
P0CR	PORT0	02H				V	V			
	Control	(Prohibit	0	0	0	0	. 0	. 0	0	0
		RMW)		0:IN 1:	OUT (When e	external acce	ss, set as AD	7-0 and clear	red to "0".)	
			P17C	P16C	P15C	P14C	P13C	. P12C	P11C	P10C
P1CR	PORT1	04H				٧	٧			
	Control	(Prohibit	0	0	0	0	0	0	0	0
		RMW)			. <	< Refer to tl	ne "P1FC" >	>		
			P17F	P16F	P15F	P14F	P13F	P12F	P11F	P10F
P1FC	PORT1	05H				V	V			
	Function	(Prohibit	0	0	0	0	. 0	. 0	0	0
		RMW)		P1	1FC/P1CR = 00	: IN, 01 : OL	JT, 10:AD1	5-8, 11 : A15	5-8	
			P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
P2CR	PORT2	08H				V	V			
	Control	(Prohibit	0	0	0	0	0	. 0	. 0	0
		RMW)				< Refer to tl	ne "P2FC" >	>		
			P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
P2FC	PORT2	09H				•	Ņ			
	Function	(Prohibit	0	0	0	0	0	0	0	0
		RMW)			2FC/P2CR = 0			_	16	
			P37C	. P36C	: P35C	P34C	P33C	P32C		
P3CR	PORT3	0AH				<u>V</u>				
	Control	(Prohibit	0	0	0	0	0	0		
		RMW)			0 : IN	1 : OUT			<u>:</u>	<u>:</u>
			P37F	P36F	P35F	P34F	:	P32F	P31F	P30F
					: -		<u>V</u>			: -
P3FC	PORT3	0BH	0	0	0	0		0	0	0
	Function	(Prohibit	0 : PORT	0 : PORT	0 : PORT	0 : PORT		0 : PORT	0 : PORT	0 : PORT
		RMW)	1 : RAS	1 : R/W	1 : BUSAK	1 : BUSRQ		1 : HWR	1 : WR	1 : RD
DAGD	DODT4	0511		\rightarrow				P42C	P41C	P40C
P4CR	PORT4	0EH		:	<u>:</u>	:	:	: 0	. W	: 0
	Control	(Prohibit		:	<u> </u>			0	0	; •
		RMW)						0 : P42F	IN 1 : P41F	OUT P40F
P4FC	PORT4	10H		```				; P4ZF		; P40F
PARC		(Prohibit		:	:	:	:	0	W	0
	Function	•		†	•			<u> </u>	· · · · · · · · · · · · · · · · · · ·	
		RMW)			<u>:</u>	:	:	: 0:PO	<u>кі 1:</u>	CS/CAS

I/O Port Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
		14H	P67C	P66C	P65C	P64C	. P63C	. P62C	P61C	P60C
P6CR	PORT6	(Prohibit					W			
POCK	Control	RMW)	0	0	0	0	. 0	. 0	0	0
		KIVIVV)			0:11	Ŋ	1	: OUT		
		15H					P73C	P72C	P71C	P70C
P7CR	PORT7	(Prohibit		<u> </u>	<u> </u>	:			W	
F/CK	Control	RMW)				:	0	. 0	0	0
		((IVIVV)						0 : IN	1 : C	DUT
							. P73F	P72F	P71F	
	PORT7	17H		<u> </u>				W		
P7FC	Function	(Prohibit		<u> </u>		<u> </u>	0	0	0	<u> </u>
	ranction	RMW)					0 : PORT	0 : PORT	0 : PORT	į
				<u> </u>		<u>:</u>	1 : TO3	1 : TO2	1 : TO1	<u>:</u>
		1AH	P87C	P86C	P85C	P84C	: P83C	P82C	P81C	P80C
P8CR	PORT8	(Prohibit					<u>W</u>			
	Control	RMW)	0	0	0	0	0	: 0	0	0
		,			0:11	•		: OUT		•
		1BH	P97C	P96C	P95C	P94C	. P93C	P92C	P91C	P90C
P9CR	PORT9	(Prohibit	W	: W				W		
	Control	RMW)	1	1	. 0	0	. 0	. 0	0	0
		,		:	11:0	<u> </u>		: OUT		
				P86F			: P83F	P82F		
	PORT8	1CH		W	-	<u>: </u>	. W	W	-	<u> </u>
P8FC	Function	(Prohibit		0	-	<u>:</u>	0	0	- 	<u> </u>
		RMW)		0 : PORT			0 : PORT	0 : PORT		į
				1 : TO6			1 : TO5	1 : TO4		
		4511		\longrightarrow	P95F		P93F	<u> </u>		P90F
2056	PORT9	1DH			: W	:	: W	W	-	W
P9FC	Function	(Prohibit		<u> </u>	: 0	<u>: </u>	: 0	0	-	0
		RMW)			0 : PORT		0 : PORT	Set to 0		0 : PORT
			DAZC	. DACC	1 : SCLK1	: DA 46	1 : TxD1	: DAGC	. DA16	1 : TxD0
	DODTA	1FH	PA7C	PA6C	: PA5C	PA4C	PA3C	PA2C	PA1C	PA0C
PACR	PORTA	(Prohibit					<u>W</u>			
	Control	RMW)					0			
					0:11	N	1_	: OUT		

(3) Timer Control (1/3)

Symbol	Name	Address	7	. 6	5	4	3	2	1	0
,			PRRUN		T5RUN	: T4RUN	P1RUN	PORUN	T1RUN	TORUN
			R/W		:	•	 R/\	N	•	
	Timer	2011	0		0	0	0	0	0	0
TRUN	Control	20H			Prescale	r and Timer F	Run / Stop CO	NTROL		
						0 : Stop and				
						1 : Run (Co	unt up)			
	0	22H				_	-			
TREG0	8-bit timer	(Prohibit				V	V			
	Register 0	RMW)				Unde [.]	fined			
	8-bit timer	23H				_	-			
TREG1	Register 1	(Prohibit				V	V			
	Register	RMW)				Unde [.]	fined			
			T10M1	: T10M0	PWMM1	: PWMM0	T1CLK1	T1CLK0	T0CLK1	T0CLK0
	8-bit timer					. V	V .			
	Source	24H	0	0	0	0	0	0	0	0
TMOD	CLK &	(Prohibit	00: 8	8-bit timer	00: –		00 : TO	0TRG	00 : TI) 入力
	MODE	RMW)		5-bit timer	01:26	PVVIVI	01 : <i>φ</i> Τ		01 : φ٦	
	IVIODE			8-bit PPG	10 : 2 ⁷		10 : φT		10 : φ1	
			11: 7	B-bit PWM	11 : 28	- 1	11 : ¢T		11 : ¢⊺	16
						DBEN	TFF1C1	TFF1C0	TFF1IE	TFF1IS
						R/W	V,		i -	<u>/W</u>
	8-bit timer			<u> </u>		0	1	1	0	0
TFFCR	Flip-Flop	25H				1 : Double	:	ert TFF1	1 : TFF1	0 :Inverted
	Control					Buffer	01 : Set		Invert	by Timer
						Enable	10 : Cle	on't care	Enable	0
	D) 4 (B 4					<u>:</u>	11. 00	ni ccurc	:	:
TDECO	PWM	2011				-	-			`
TREG2	Timer	26H				(R)/	•	ad double b	ouffer values)
	Register 2 PWM					Unde ⁻				
TREG3	Timer	27H						ما مامان مامام		`
TREGS	Register 3	2/11				(R)/ Unde	•	ad double b	ouffer values)
	Register 5		FF2RD	: DB2EN		: PWM0M		T2CLK0	PWM0S1	: PWM0S0
			R	: W		:	. IZCERI .	W	. 1 00101031	. 1 10101050
		28H	_	0		0	0	0	0	0
POMOD	PWM0	(Prohibit	TFF2	1 : Double	:	:0 : PWM	00 : φP	•	00 : 26	
	Mode	RMW)	output	Buffer		Mode	00 : φP 01 : φP		00:20	-
		,	value	Enable		1 : Timer	10 : φP	16	10 : 28	
						Mode		n't care	11 : Do	on't care
			FF3RD	DB3EN		PWM1M	T3CLK1	T3CLK0	PWM1S1	PWM1S0
			R	W		:		W		
	D) 4 (8 4 1	29H	_	0		0	0	0	0	0
P1MOD	PWM1	(Prohibit	TFF3	1 : Double	:	0 : PWM	00 : φP	1	00:26	<u> </u>
	Mode	RMW)	output	Buffer		Mode	00 : φP		01:27	
			value	Enable		1 : Timer	10 : φP	16	10 : 28	
						Mode	11 : Do	n't care	11 : Do	on't care

Timer Control (2/3)

Symbol	Name	Address	7 6	5	4	3	2	1	0
			FF3C1 FF3C0	FF3TRG1	FF3TRG0	FF2C1	FF2C0	FF2TRG1	FF2TRG0
			W	. R/	W	V	V	R/	W
			1 : 1	0	0	1	: 1	0	0
			00 : Don't care	00 : Prohib	it TFF3	00 · Do	n't care	00 : Prohib	it TFF2
	PWM		01 : Set TFF3	invert		01 : Set		invert	2
PFFCR	Flip-Flop	2AH	10 : Clear TFF3	01 : Invert	if matched		ar TFF2	01 : Invert	if matched
	Control		11 : Don't care	10: Set if n	natched;	11 : Do	n't care	10: Set if r	natched;
				clearit				clear i	
				overflo				overflo	
				11 : Clear i	verflowed			11 : Clear i	verflowed
				Section	vernowed			361110	vernoweu
	16-bit	30H							
TREG4L	timer	(Prohibit			V	٧			
	Register4L	RMW)			Unde	fined			
	16-bit	31H			_	-			
TREG4H	timer	(Prohibit			V	٧			
	Register4H	RMW)			Unde	fined			
	16-bit	32H				•			
TREG5L		(Prohibit			V	•			
	Register5L	RMW)			Unde	fined			
	16-bit	33H			-	-			
TREG5H		(Prohibit							
	Register5H	RMW)			Unde	fined			
CAP1L	Capture	34H				•			
CAFIL	Register1L	3411			Unde				
					Onde	-			
CAP1H	Capture	35H			R	<u> </u>			
	Register1H				Unde				
	Cantuna				-	-			
CAP2L	Capture Register2L	36H			R	}			
	Registerzi				Unde	fined			
	Capture					-			
CAP2H	Register2H	37H			R				
					Unde		:		
	16 hi±		CAP2T5 EQ5T5	: CAP1IN	CAP12M1	CAP12M0	: CLE	T4CLK1	T4CLK0
	16-bit timer 4		R/W 0 0	0 W	0	0	R/W 0	0	0
T4MOD		38H	•					! 	
1410100	CLK &	30П	TFF5 INV TRG	0 . Coft	Capture 1			Source	Clock
	MODE		0 : TRG Disable 1 : TRG Enable	0: Soft- Capture	00 : Disak 01 : TI4	ore ↑TI5↑	1 :UC4	00 : TI4 01 : φT1	
	IVIODE		1. INS Eliable	1 : Don't	10 : TI4	↑ 114 ↓	Clear	10 : φT4	
				care		↑ TFF1 ↓	Enable	11 : φT16	
			TFF5C1 TFF5C0	: CAP2T4	CAP1T4	EQ5T4	EQ4T4	TFF4C1	TFF4C0
			W	:	R/	•		V	
	16-bit		1 1	0	0	0	0		1
TAFFCE	timer 4	2011	00 : Invert TFF5	:	TFF4 Inve	rt Trigger		00 : Inver	t TFF4
T4FFCR	Flip-Flop	39H	01 : Set TFF5		0 : Trigge			01 : Set T	
	Control		10 : Clear TFF5		1 : Trigge			10 : Clear	
			11 : Don't care					11 : Don'	t care

Timer Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			QCU						DB6EN	DB4EN
			R/W					R/\	N	
	T4, T5		0						0	0
T45CR	Control	3AH	Watchdog						1: Doi	uble
	Control		/ Warming						Buf	
			Up Timer						Ena	ble
			control		<u>:</u>			<u>: </u>		
	16-bit	40H					•			
TREG6L		(Prohibit				W				
	Register6L	RMW)				Undet	fined			
TDECCH	16-bit	41H								
TREG6H		(Prohibit				W				
	Register6H 16-bit	RMW) 42H				Undet _				
TREG7L		(Prohibit								
INLO7L	Register7L	RMW)				Unde				
	16-bit	43H				onder				
TREG7H		(Prohibit				V	/			
	Register7H	RMW)				Undet				
		,				_				
CAP3L	Capture	44H				R				
	Register3L					Undet				
	Capture					_				
CAP3H	Register3H	45H				R				
	incgister 311					Undet	fined			
	Capture					_				
CAP4L	Register4L	46H				R				
						Undet				
CAP4H	Capture	4711								
CAP4H	Register4H	47H				R				
					CAP3IN	Undet CAP34M1		CLE	T5CLK1	T5CLK0
	16-bit			_	W	CAF 34IVI I	CAF34IVIU	R/W	IJCLNI	IJCLNU
	timer 5				. 0	0	. 0	: 0 :	0	0
	Source				: •	Capture 1			Source	
T5MOD	CLK &	48H			0 : Soft-	00 : Disak			00 : TI6	CIOCK
	MODE				Capture	01 : TI6 1	↑ TI7 ↑	1 :UC5	01 : <i>φ</i> T1	
					1 : Don't	10 : TI6 1	T16 ↓	Clear	10 : <i>ϕ</i> T4	
					care	11 : TFF1	↑ TFF1 ↓	Enable	11 : <i>ϕ</i> T16	
					CAP4T6	CAP3T6	EQ7T6	EQ6T6	TFF6C1	TFF6C0
	16-bit					R/\			٧	/
	timer 5				0	0	0	0	Unde	fined
T5FFCR	Flip-Flop	49H					rt Trigger		00 : Inve	
	Control					0 : Trigge			01 : Set 7	
						1 : Trigge	er Enable		10 : Clea	
					<u>:</u>				11 : Don	ιcare

(4) Watch Dog Timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
						R/\	V		•	
	Watchdog		1	0	0	0	0	0	0	0
WD-	Timer	5CH		00: 215/f _{SYS}	5	Warming	Standby	Mode	1:	1: Drive
MOD	Mode		1: WDT	01: 217/f _{SYS}	;	up Time	00: RUN	mode	Connect	the pin
			Enable	10: 2 ¹⁹ /f _{SYS}	}	0: 2 ¹⁴ /inputted	01: STOP	mode	internally	in STOP
				11: 221/fsys	;	frequency	10: IDLE	l mode	WDT out to	mode
						1: 2 ¹⁶ /inputted	11: IDLE2	2 mode	Reset Pin	
						frequency				
	Watchdog					_			:	
	Timer	ED.11				W	/			
WDCR	Control	5DH				_	•			
	Register				B1H: WDT D	isable Code	4EH: WD	T Clear Code		


(5) Serial Channel

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol		7 (44) (55	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
	Serial		ТВ7	тв6	TB5	ТВ4	ТВ3	TB2	RB1	TB0
SC0BUF	Channel 0	50H		•	R (F	Receiving) /W	/ (Transmissi	on)	•	•
	Buffer				,	Unde				
			RB8	EVEN	PE	OERR	PERR	FERR		
			R	. R/	w	R (Clea	red to 0 by re	eading)		:
	Serial		undefined	0	0	0	0	0	:	
SC0CR	Channel 0	51H	Receiving	: :Parity	1:	:	1: Error			!
	Control		data bit 8	: -	Parity	Overrun		Framing	!	
				1: Even	Enable	•				
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
						R/	W			
			undefined	0	0	0	0	0	0	0
SC0-	Serial		Transmisson	1:	1:	1:	00: (reserve	ed)	00: TO0 Tr	igger
MOD	Channel 0	52H	data bit 8	CTS	Receive	Wake up	01: UART 7	bit	01: Baudı	ate
	Mode			Enable	Enable	Enable	10: UART 8	bit	gener	ator
							11: UART 9	bit	10: Interna	al clock ø1
					:				11: Don't	are
			 _		BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
			R/W		BROCKI	BROCKO	•	•	: DIVO31	; BK030
			0		0	. 0	R/ : 0	<u>vv</u> . 0	0	0
BR0CR	Baud Rate	53H		!	00:		-			: 0
BROCK	Control	3311	Fix at		00:		;	Set freque	ency divisor	
			0		10:			0 t	to F	
						φ132	,	("1" pro	ohibited)	
			RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
	Serial		TB7	ТВ6	TB5	TB4	TB3	TB2	RB1	ТВО
SC1BUF	Channel 1	54H		•	•	Receiving) /W	•	•		
	Buffen					Unde		J.1,		
			RB8	: EVEN	: PE	OERR	PERR	: FERR	: SCLKS	: IOC
			R	. R/	W	R (Clea	red to 0 by re	eading)	R	/W
	Serial		undefined	0	0	0	0	0	0	. 0
SC1CR	Channel 1	55H		Parity	1:	:	1: Error	•	0: SCLK1	1: Input
	Control		data bit 8		Parity	Overrun		Framing	(1	SCLK1 pin
				1: Even	Enable	:			1;SCLK1	
			TB8	-	RXE	WU	SM1	SM0	SC1	SC0
				•			•	•		
			Undefined	: 0	. 0	: 0	. 0	: 0	: 0	: 0
SC1-	Serial		Transmisson	Fix at		1:		Interface	00: TO0	
MOD	Channel 1	56H	data bit 8	"0"	Receive	: ·· :Wake up	:	RT 7 bit	01: Bauc	
	Mode		data bit o		Enable	:	:	RT 8 bit	:	rator
					Lilable	Lilabie		RT 9 bit		nal clock ø1
									11: Don'	
			_		BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
I			R/W	:	:		•	w		
	Doud Bata		0	:	0	. 0	0	0	0	0
BR1CR	Baud Rate	57H	Fix at		00:	_φ Τ0		•	ency divisor	
	Control		″o″		01:				-	
			_		10:				to F	
			<u></u>			, _φ Τ32		(″1″ pro	ohibited)	
									ODE1	ODE0
	Serial								R	/W
ODE	Open	58H			:	:		:	0	0
	Drain	20.1		:	:	:		:	1:P93	1:P90
	Enable			:					Open-	Open-
			L	i	<u>:</u>	<u>i </u>	<u> </u>	:	drain	drain

(6) AD Converter Control

Symbol	Name	Address	7	6	5	4	3	2	1	0
	AD		EOCF	ADBF	RPT	SCAN		ADS		
ADMOD	Mode Rea	5EH	l l	R	. R/	W		R/W		
1	1	ЭЕП	0	0	0	0		0		
	1		1: End	1: Busy	1: Repeat	1: Scan		1: Start		
			VREFON		SPEED1	SPEED0		ADCH2	ADCH1	ADCH0
ADMOD	AD		R/W		. R/	W			. R/W	
2	Mode Reg	5FH	1		0	0		0	0	0
2	2		String Resistance Switch ON/OFF		SPI	EED			Analog Input	
*1)	AD Result		ADR01	ADR00						
AD	Reg 0/4	60H		-		R	1			
REG04L	low		Unde	fined	1	1	1	1	1	1
	AD Result		ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
AD	Reg 0/4	61H		•	•	R	\	•	•	•
REG04H	high					Unde	fined			
*1)			ADR11	ADR10						
AD	AD Result	62H				R		•		•
REG15L	Reg 1 low		Unde	fined	1	1	1	1	1	1
AD	AD Result		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
REG15H		63H				R	1			
KEG ISH	keg i nign					Unde	fined			
*1)	AD Result		ADR21	ADR20						
AD	Reg 2 low	64H				R	\			
REG26L	Reg 2 low		Unde	fined	1	1	1	1	1	1
AD	AD Result		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
REG26H		65H				R	\			
KEG20F	keg z nign					Unde	fined			
*1)	AD Result		ADR31	ADR30						
AD		66H				R	1			
REG37L	Reg 3 low		Unde	fined	1	1	1	1	1	1
۸۵	AD Result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
AD REG37H		67H				R				
NEU3/H	reg s nigh					Unde	fined			

*1: Data to be stored in AD Conversion Result Reg Low are the lower 2 bits of the conversion result. The contents of the lower 6 bits of this register are always read as "1".



(7) Interrupt Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
		70H		INT	AD			IN:	1 1 1 1 1 1 1 1 1 1	
INITE- I	INTerrupt	(Prohibit	IADC	IADM2	IADM1	IADM0	10C	10M2	I0M1	10M0
	Enable		R/W	:	W		R/W	:	W	
	0 & AD	RMW)	0	0	0	0	0	0	0	0
	INTana	71H		IN	T5			IN.	T4	
	INTerrupt Enable	(Prohibit	I5C	15M2	I5M1	15M0	I4C	14M2	I4M1	14M0
- 1	4/5	RMW)	R/W	:	W		R/W	:	W	
	4/3	KIVIVV)	0	0	0	0	0	0	0	0
	INTerrupt	72H		IN	T7			IN.	Т6	
	Enable	(Prohibit	I7C	: I7M2	17M1	17M0	16C	: I6M2	I6M1	16M0
	6/7	RMW)	R/W		W		R/W		W	
	6//	KIVIVV)	0	0	0	0	0	0	0	0
	INTonnumt	73H		INTT1 (1	Timer 1)			INTTO (1	Timer 0)	
INITE- I	INTerrupt Enable	(Prohibit	IT1C	IT1M2	IT1M1	IT1M0	IT0C	IT0M2	IT0M1	IT0M0
T10 I		RMW)	R/W		W		R/W		w	
	Timer 1/0	KIVIVV)	0	0	0	0	0	0	0	0
	INTamorat	74H		IN	T9			IN.	T8	
	INTerrupt	(Prohibit	I9C	19M2	I9M1	19M0	I8C	18M2	18M1	18M0
	Enable 8/9	RMW)	R/W		W		R/W		W	
	0/9	KIVIVV)	0	0	0	0	0	0	0	0
	INTerrupt	75H		INTTR5	(TREG5)			INTTR4	(TREG4)	
	Enable	(Prohibit	IT5C	IT5M2	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0
	Treg 5/4	RMW)	R/W		W		R/W		W	
	rreg 5/4	KIVIVV)	0	. 0	0	0	0	0	0	0
	INTonucat	76H		INTTR7	(TREG7)			INTTR6	(TREG6)	
	INTerrupt Enable	(Prohibit	IT7C	IT7M2	IT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0
		RMW)	R/W	:	W		R/W	:	W	
	Treg 7/6	KIVIVV)	0	0	0	0	0	0	0	
	INTerrupt	77H		INT	TX0			INT	RX0	
	Enable	(Prohibit	ITX0C	ITX0M2	ITX0M1	ITX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
	Serial 0	RMW)	R/W		W		R/W	:	W	
	Serial 0	KIVIVV)	0	0	0	0	0	0	0	0
	INTorment	78H		INT				INT	RX1	
	INTerrupt Enable	/8H (Prohibit	ITX1C	: ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
	Serial 1	-	R/W		W		R/W		W	
	seriai i	RMW)		0	0	0	0	0		0
			0	: 0	: 0	: 0	<u> </u>	: 0	: 0	: 0

lxxM2	lxxM1	lxxM0	Function (Write)	
0	0	0	Prohibit interrupt request.	
0	0	1	Set interrupt request level to "1".	
0	1	0	Set interrupt request level to "2"	
0	1	1	Set interrupt request level to "3".	
1	0	0	Set interrupt request level to "4".	
1	0	1	Set interrupt request level to "5".	
1	1	0	Set interrupt request level to "6".	
1	1	1	Prohibit interrupt request.	

IxxC	Function (Read)	Function (Write)		
0	Indicate no interrupt request.	Clear interrupt request flag.		
1	Indicate interrupt request.	Don't care		

Interrupt Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
							Micro	DMA0 start	vector	
D. 4 A C: 1	DMA 0	7CH				DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V		(Prohibit						W		
	Vector	RMW)				0	0	0	0	0
	DMA 1	7DH					Micro	DMA1 start	vector	
DMA1V		(Prohibit		:		DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DIVIATV	request Vector	RMW)		:				W		
	vector	KIVIVV)				0	0	0	0	0
	DMA 2	754	/				Micro	DMA2 start	vector	
DMA2V	DMA 2 request Vector	t (Prohibit		:		DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DIVIAZV						W				
						0	0	0	0	0
	DMA 3	7FH (Prohibit RMW)					Micro	DMA3 start	vector	
DMA3V				:		DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DIVIASV								W		
				<u> </u>		0	0	. 0	0	. 0
								IOIE	IOLE	NMIREE
								W	W	W
	Interrupt							0	0	0
	Input	7BH						1: ĪNT0	0: INTO	1: Operate
IIMC	Mode	(Prohibit						input	edge	even at
	Contorol	I RMW)						enable	mode	NMI rise
	Contorol			:					1: ĪNTO	edge
								:	level	
									mode	

(8) Chip Select / Wait Controller

Symbol	Name	Address	7	6	5	4	3	2	1	0	
	Dist. O		B0E		B0CAS	B0BUS	B0W1	B0W0	B0C1	B0C0	
			W		W	W	W	W	W	W	
	Block 0	68H	0		0	0	0	0	0	0	
B0CS	CS/WAIT	(Prohibit	1:		0:	0: 16-bit	00: 2WAI	T	00: 2000H	to 3FFFH	
	control	RMW)	B0CS		CS0	bus	01: 1WAI	Т	01: 40000	00H to	
	register		Master		1:	1: 8-bit	10: 2WAI	10: 2WAIT + n		10: 800000H to	
			bit		CAS0	bus	11: 0WAI	Т	11: C0000	00H to	
			B1E		B1CAS	B1BUS	B1W1	B1W0	B1C1	B1C0	
	Diad. 1	l (Prohibit	W		W	W	W	W	W	W	
	CS/WAIT control		0		0	0	0	0	0	0	
B1CS			1:		0:	0: 16-bit	00: 2WAIT 01: 1WAIT		00: 4000H to 5FFFH		
			B1CS		CS1	bus			01: 400000H to		
	register		Master		1:	1: 8-bit	10: 2WAIT + n		10: 800000H to		
			bit		CAS1	bus	11: 0WAI	Т	11: C0000	00H to	
			B2E		B2CAS	B2BUS	B2W1	B2W0	B2C1	B2C0	
	Block 2		W		W	W	W	W	W	W	
	CS/WAIT	6AH	1		0	0	0	0	0	0	
B2CS		(Prohibit	1:		0:	0: 16-bit	00: 2WAIT		00: 6000H to 7FFFH		
	control	RMW)	B2CS		CS2	bus	01: 1WAIT		01: 400000H to		
	register		Master		1:	1: 8-bit	10: 2WAI	10: 2WAIT + n		00H to	
			bit		CAS2	bus	11: 0WAI	Т	11: C0000	00H to	

Note: After reset, only "Block 2" is set to enable.

(9) Clock Control

Symbol	Name	Address	7	6	5	4	3	2	1	0
							SCOSEL	SCOEN	ALEEN	CLKEN
	e						R/W			
	Clock						0	0	0	0 (Note)
CKOCR	Output	006DH					SCOUT	SCOUT	ALE pin	CLK pin
CROCK	Control	000511					select	Output	control	control
	Register						0:f _{FPH}	control	0 : High-Z	0 : High-Z
							1:f _{SYS}	0 : I/O port	output	output
								1:SCOUT	1:ALE	1:CLK出力
								output	output	output
									PRCK1	PRCK0
	Custom			R/W						
	System Clock	ock ntrol 006EH	1	0	1	0	0	0	0	0
SYSCR0			Fix at "1"	Fix at "0"	Fix at "1"	Fix at "0"	Fix at "0"	Fix at "0"	select prescale	er clock
I ST SCINO	Control								00: f _{FPH}	
	Register 0								01: (reserv	ed)
									10: fc/16	
									11: (reserv	
								GEAR2	GEAR1	GEAR0
	C. set a see							R/	W	
	System						0	1	0	0
SYSCR1	Clock	006FH					Fix at "0"	select gear va	lue of high freq	uency (fc)
I ST SCINT	Control	000111						000 : fc		
	Register 1							001 : fc/2		
	inegister i							010: fc/4		
								011: fc/8		
								100 : fc/16		
								101 : (rese		
1								110 : (rese		
								111: (rese	rved)	

Note: During reset, CLK pin is pulled up internally regardless of the products.

6. Port Section Equivalent Circuit Diagram


• Reading The Circuit Diagram

Basically, the gate symbols written are the same as those used for the standard CMOS logic IC [74HCXX] series.


The dedicated signal is described below.

STOP: This signal becomes active "1" when the halt mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit WDMOD < DRVE > is set to "1", however, STOP remains at "0".

- The input protection resistans ranges from several tens of ohms to several hundreds of ohms.
- P0 (AD0 to AD7), P1 (AD8 to 15, A8 to 15), P2 (A16 to 23, A0 to 7)




■ P30 (RD: 72 pin), P31 (WR)




■ P30(61 pin)




■ P32 to 37, P40 to 41, P6, P7, P80 to 86, P91 to 92, P94 to 95, PA




■ P42 (CS2, CAS2)




■ P50 to 54 (AN0 to 4)




■ P55 to 57 (RXD0, CTS0, RXD1)




■ P87 (INTO)



■ P90 (TXD0), P93 (TXD1)




■ P96, P97




■ NMI




■ CLK




■ EA, INT8




ALE




■ RESET



■ X1, X2



■ VREFH, VREFL



7. Points of Concern and Restrictions

- (1) Special Expression
 - ① Explanation of a built-in I/O register: Register Symbol < Bit Symbol > ex)TRUN < TORUN > · · · Bit TORUN of Register TRUN
 - 2 Read, Modify and Write Instruction

An instruction which CPU reads data from memory and writes the data to the same memory location by one instruction.

```
ex1) SET 3, (TRUN) ··· set bit 3 of TRUN ex2) INC 1, (100H) ··· increment the data of 100H
```

The representative Read, Modify and Write instructions in the TLCS-900

SRA (mem)

SRL (mem)

RRD (mem)

```
Exchange instruction
   \mathbf{E}\mathbf{X}
        (mem), R
Arithmetic operation
   ADD (mem), R/#
                       ADC (mem), R/#
   SUB (mem), R/#
                       SBC (mem), R/#
  INC #3, (mem)
                       DEC #3, (mem)
Logic operation
  AND (mem), R/#
                       OR
                             (mem), R/#
   XOR (mem), R/#
Bit manipulation
   STCF #3/A, (mem)
                       RES #3, (mem)
  SET #3, (mem)
                       CHG #3, (mem)
  TSET #3, (mem)
Rotate, Shift
   RLC (mem)
                       RRC (mem)
  RL
        (mem)
                       RR
                             (mem)
```

3 fc, f_{FPH}, f_{SYS}, 1 state

SLA (mem)

SLL (mem)

RLD (mem)

The clock frequency input from X1, X2 pins is called fc, and the clock selected by SYSCR1 < GEAR2 to 0 > is called f_{FPH} , and f_{FPH} divided by 2 clock frequency is called f_{SYS} . One cycle of f_{SYS} is called 1 state.

(2) Care Points

① \overline{EA} pin

Fix these pins to Vcc unless changing voltage.

② TEST1, TEST2 pin

Connect the TEST1 pin with the TEST2 pin.

3 Reserved Area in memory space

The 256 bytes memory area between FFFF00H to FFFFFFH can not be used because they are reserved.

Standby Mode (IDLE1)

When the IDLE1 mode (operates only oscillator) is used, set TRUN <PRRUN> to "0" to stop prescaler before "HALT" instruction is executed.

5 Warmingup Counter

The warmingup counter operates when the STOP mode is released even if the system uses an external oscillator. As a result, it takes the warming up time from inputting the releasing request to outputting the system clock.

6 MicroDMA (DRAM refresh mode)

When the Bus is released (BUSAK = "0"), DRAM refresh can not be not performed because of the microDMA cannot access the bus.

7 Programmable Pull Up / Down Resistance

The programmable pull up / down resistors can be selected ON / OFF by the program when the ports are used as the input ports. In case where the ports are used as outputs, they can not be selected ON / OFF by program.

The data registers (ex. P2, P3, ...) are used for selecting ON/OFF of pull-up/down resistors. As a result, Read-modify-write instructions are prohibited.

8 Bus Releasing Function

Refer to the "Note about the Bus Release" in 3.5 Functions of Ports because the pin state, when the bus is released, is written.

WatchDog Timer

The watch dog timer starts operation immediately after the reset is released. When the watch dog timer is not used, disable watch dog timer.

WatchDog Timer

When the bus is released, both internal memory and internal I/O can not be accessed. But the internal I/O continues to operate. So, the watch dog timer continues to run. Therefore, be careful about the bus releasing time and set the detection timer of watch dog timer.

① AD Converter

The ladder resistor between VREFH and VREFL pins can be cut by program to reduce the power consumption. When the standby mode is used, disable in the program before the "HALT" instruction is executed. And set ADMOD2<SPEED1, 0>="00".

12 CPU (MicroDMA)

Only the "LDC cr, r", "LDC r, cr" instruction can be used to access the control registers like transfer source address register (DMASn) in the CPU.

13 POP SR instruction

Please execute POP SR instruction during DI condition.

1 INTO pin

This pin is always set to "0" in STOP mode. (See Table 3.3.4 in Standby function in section 3.3.) However $\overline{\text{INT0}}$ is used to release STOP mode, so set $\overline{\text{INT0}}$ to the edge mode before entering STOP mode or disable $\overline{\text{INT0}}$.

See Interrupt controller control 2) External interrupt control in section 3.4.3 for how to set it.

(5) Internal ROM separation

Inputting "0" to \overline{EA} pin separate a built-in ROM. In this case, the external area is accessed after reset and ROM is externally connected. Please note the following restrictions for using it.

- A. No wait is set when accessing the external area after reset, as it is in TMP93CM41, etc. $\overline{CS2}$ is set to "L". That is because the chip select wait controller is different from the others, and the default decode area of CS2 is 6000H to 7FFFH.
- B. ALE pin is set to "0" after reset. (At $\overline{EA} = 1$, ALE pin is high impedance.)
- C. In STOP mode, the states of P0, P1, P30 (\overline{RD}) and P31 (\overline{WR}) pins are as follows.

Pin name	Input/Output	EA =	· "0"	EA = "1"		
rin name	Input/Output	DRVE = 0	DRVE = 1	DRVE = 0	DRVE = 1	
PO	Input mode/AD0 to 7 Output mode	_ ×	_ ×		– Output	
P1	Input mode / AD8 to 15 Output mode / A8 to 15	_ ×	_ ×		– Output	
P30 (RD), P31 (WR)	Output	_	"1" Output	_	Output	

In the input mode, input is invalid. In the output mode, high impedance is set.

PD* : Programmable pull-down. When setting no pull-down, through current is not set because of input

disabled.

 \times : Impossible to set.

D. The ports of P0, P1, P30 (\overline{RD}) and P31 (\overline{WR}) access the external areas, and fixed as follows.

	16-bit bus	8-bit bus	
P00 to 07	AD0 to 7	AD0 to 7	
P10 to 17	AD8 to 15	A8 to 15	
P30 (RD), P31 (WR)	RD / WR (Pin 61 is P30 output.)		

The 8-bit bus is set by the chip select wait controller. In the other cases, the 16-bit bus is set.

- E. When the external ROM is accessed after reset, the 16-bit bus is set. To use the 8-bit bus ROM, use LDX instruction.
- 16 Pin states in STOP mode

Open-drain output state. Input gate in operation. Set output to "L" or attach pull-up on pin so that the input gate stays constant.

8. TMP93XX40/42A Different Points

	ltem	TMP93CS40F	TMP93PS40F	TMP93CS42AF	TMP93PS42AF	
Operation	n voltage/frequency	5 V ± 10 % (fc = 3 V ± 10 % (fc =	= 4 to 20 MHz) 4 to 12.5 MHz)	5 V ± 10 % (fc = 4 to 20 MHz)		
Built-in ROM		64 Kbyte 64 Kbyte Mask ROM OTP (8000H to 17FFFH) (8000H to 17FFFH)		64 Kbyte Mask ROM (8000H to 17FFFH)	64 Kbyte OTP (8000H to 17FFFH)	
Ві	uilt-in RAM		2 Kbyte (008	0H to 087FH)		
I	Dual clock	Avail	able	No	ne	
(Clock gear	Avail	able	Avail	able	
	I/O ports	79 p	oins	80 pins (WD	TOUT→P30)	
Ir	nterruption	9 CPU interrup interrupts, 6 ext		9 CPU interrup interrupts, 8 ext		
	data bus select pin (AM8/16)	Avail	able	No (8 bit bus selected by		
Watchdo	g timer output pin	Avail	able	No	ne	
Port	: P55, P56, P57	AIN5	to 7	RXD0, CTS0, RXD1		
	P81, P85, P87 II-up resistor	Avail	able	None		
	mapping area :B0C1,0> = "00")	7F00H t	o 7FFFH	2000H to 3FFFH		
	mapping area :B1C1,0> = "00")	0880H t	o 7FFFH	4000H to 5FFFH		
	mapping area :B2C1,0> = "00")	8000	H to	6000H to 7FFFH		
Patte	ern generator	4 bits, 2 d	hannels	None		
10 bi	t AD converter	8 cha	nnels	5 channels		
Gener	al serial channel	UART, I/O Interface	mode select 2ch.	UART, I/O Interface mode select 1ch. UART 1ch.		
External in	nterrupt pins	Positive logic	(rising edge)	Negative logic	(falling edge)	
INT0		Schmitt	trigger			
Input	INT5	CM	os	V _{IU} = 2.8	IVI MIN	
level	INT7	CM	os	V _{IH} = 2.8 [V] MIN V _{IL} = 0.8 [V] MAX		
	INT8	No	ne			
	INT9	No	ne			