TOSHIBA

TOSHIBA Original CMOS 32-Bit Microcontroller

TLCS-900/H1 Series

TMP92CH21FG



TOSHIBA CORPORATION

Semiconductor Company

Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions".



CMOS 32-bit Microcontroller

TMP92CH21FG/JTMP92CH21

1. Outline and Device Characteristics

The TMP92CH21 is a high-speed advanced 32-bit Microcontroller developed for controlling equipment which processes mass data.

The TMP92CH21 has a high-performance CPU (900/H1 CPU) and various built-in I/Os.

The TMP92CH21FG is housed in a 144-pin flat package. The JTMP92CH21 is a chip form product.

Device characteristics are as follows:

- (1) CPU: 32-bit CPU (900/H1 CPU)
 - Compatible with TLCS-900/L1 instruction code
 - 16 Mbytes of linear address space
 - General-purpose register and register banks
 - Micro DMA: 8 channels (250 ns/4 bytes at fsys = 20 MHz, best case)
- (2) Minimum instruction execution time: 50 ns (at fsys = 20 MHz)
- (3) Internal memory
 - Internal RAM: 16 Kbytes (can be used for program, data and display memory)
 - Internal ROM: 8 Kbytes (used as boot program)
 Possible downloading of user program through either USB,
 UART or NAND flash.
- (4) External memory expansion
 - Expandable up to 512 Mbytes (shared program/data area)
 - Can simultaneously support 8,- 16- or 32-bit width external data bus
 ... dynamic data bus sizing
 - Separate bus system
- (5) Memory controller
 - Chip select output: 4 channels
- (6) 8-bit timers: 4 channels
- (7) 16-bit timer/event counter: 1 channel
- (8) General-purpose serial interface: 2 channels
 - UART/synchronous mode: 2 channels (channel 0 and 1)
 - IrDA ver.1.0 (115 kbps) mode selectable: 1 channel (channel 0)

(9) USB (universal serial bus) controller: 1 channel

- Compliant with USB ver.1.1
- Full-speed (12 Mbps) (Low-speed is not supported.)
- Endpoints spec

Endpoint 0: Control 64 bytes* 1-FIFO

Endpoint 1: BULK (out) 64 bytes* 2-FIFO

Endpoint 2: BULK (in) 64 bytes* 2-FIFO

Endpoint 3: Interrupt (in) 8 bytes* 1-FIFO

• Descriptor RAM: 384 bytes

(10) I2S (Inter-IC sound) interface: 1 channel

- I²S bus mode/SIO mode selectable (Master, transmission only)
- 32-byte FIFO buffer

(11) LCD controller

- Supports up to 4096 color for TFT, 256 color, 16, 8, 4 gray levels and B/W for STN
- Shift register/built-in RAM LCD driver

(12) SDRAM controller: 1 channel

- Supports 16 M, 64 M, 128 M, 256 M, and up to 512-Mbit/SDR (Single Data Rate)-SDRAM
- Possible to execute instruction on SDRAM
- (13) Timer for real-time clock (RTC)
- (14) Key-on wakeup (Interrupt key input)
- (15) 10-bit AD converter: 4 channels
- (16) Touch screen interface
 - Available to reduce external components
- (17) Watchdog timer

(18) Melody/alarm generator

- Melody: Output of clock 4 to 5461 Hz
- Alarm: Output of 8 kinds of alarm pattern and 5 kinds of interval interrupt

(19) MMU

- Expandable up to 512 Mbytes (3 local area/8 bank method)
- Independent bank for each program, read data, write data and LCD display data

(20) Interrupts: 50 interrupt

- 9 CPU interrupts: Software interrupt instruction and illegal instruction
- 34 internal interrupts: Seven selectable priority levels
- 7 external interrupts: Seven selectable priority levels (6-edge selectable)
- (21) Input/output ports: 82 pins (Except Data bus (16bit), Address bus (24bit) and \overline{RD} pin)

(22) NAND flash interface: 2 channels

- Direct NAND flash connection capability
- ECC calculation (for SLC- type)

92CH21-2 2009-06-19

TOSHIBA

(23) Stand-by function

- Three HALT modes: IDLE2 (programmable), IDLE1, STOP
- Each pin status programmable for stand-by mode

(24) Triple-clock controller

• Clock doubler (PLL) supplies 48 MHz for USB, 36 MHz system-clock for others

TMP92CH21

- Clock gear function: Select high-frequency clock fc to fc/16
- RTC (fs = 32.768 kHz)

(25) Operating voltage:

- VCC = 3.0 V to 3.6 V (fc max = 40 MHz)
- VCC = 2.7 V to 3.6 V (fc max = 27 MHz)

(26) Package:

- 144-pin QFP (LQFP144-P-1616-0.40C)
- 144-pin chip form is also available. For details, contact your local Toshiba sales representative.






Figure 1.1 TMP92CH21 Block Diagram

2. Pin Assignment and Functions

The assignment of input/output pins for the TMP92CH21FG, their names and functions are as follows:

2.1 Pin Assignment




Figure 2.1.1 Pin Assignment Diagram (144-pin QFP)

2.2 PAD Assignment

(Chip size 5.98 mm \times 6.42 mm)

Table 2.2.1 Pad Assignment Diagram (144-pin chip)

Unit: μm

		,					,				Onit. µm
Pin	Maria	X	Υ	Pin	Maria	X	Υ	Pin	Name	Х	Y
No	Name	Point	Point	No	Name	Point	Point	No	Name	Point	Point
1	VREFL	-2852	2671	49	DVSS2	-488	-3072	97	P55	2848	815
2	VREFH	-2852	2546	50	DVCC2	-338	-3072	98	P56	2848	941
3	PG0	-2852	2421	51	D0	-200	-3072	99	P57	2848	1066
4	PG1	-2852	2296	52	D1	-75	-3072	100	P60	2848	1191
5	PG2	-2852 -2852	2171	53	D2	49	-3072	101) P61	2848	1316
6	PG3	-2852	2045	54	D3	174	-3072	102	P62	2848	1441
7	P96	-2852	1920	55	D4	300	-3072	103	P63	2848	1566
8	P97	-2852	1795	56	D5	425	-3072	104	DVCC3	2848	1692
9	PA3	-2852	1270	57	D6	550	-3072	105	P64	2848	1823
10	PA4	-2852	1145	58	D7	675	-3072	106	P65	2848	1974
11	PA5	-2852	1020	59	P10	800	-3072	107	P66	2848	2130
12	PA6	-2852	895	60	P11	925	-3072	108	P67	2848	2292
13	PA7	-2852	769	61	P12	1050	/-3072	109	P70	2460	3065
14	P90	-2852	644	62	P13	1176	Z -3072	110	R71//	2295	3065
15	P91	-2852	519	63	P14	1301	-3072	111	P72	//2127	3065
16	P92	-2852	394	64	P15	1426	-3072	112	P73	1964	3065
17	P93	-2852	269	65	P16 (1551	-3072	113//	P74	1807	3065
18	P94	-2852	144	66	P17	1676	-3072	114	P75	1654	3065
19	P95	-2852	18	67	P20	1801	-3072	115	∠P76	1506	3065
20	PC2	-2852	-106	68	P21	1927	-3072	(116/ <	\ P80	1361	3065
21	PL0	-2852	-231	69	P22	2052	-3072	\117 <i>)</i>	PC6	1226	3065
22	PL1	-2852	-356	70	P23	2177	-3072	118	P81	1101	3065
23	PL2	-2852	-481	71	P24	2303	_3072	119	P82	976	3065
24	PL3	-2852	-606	72 /	P25	2460	-3072) 120	P83	851	3065
25	PL4	-2852	-732	73	P26	2848	-2279	/_/121	P84	726	3065
26	PL5	-2852	-857	74	P27	2848	-2138	/ 122	P85	600	3065
27	PL6	-2852	-982	75-7	P30	2848	-1982	123	P86	475	3065
28	PL7	-2852	-1107	76)) P31	2848	-1831	124	P87	350	3065
29	PK0	-2852	-1232	77	P32	2848	-1687	125	PC7	225	3065
30	PK1	-2852	-1357	78	P33	2848	-1562	126	PF0	100	3065
31 32	PK2 PK3	-2852	-1482	/ 79 80	P34	2848	-1437	127	PF1 PF2	-24	3065
33	PM2	-2852 -2852	-1608 -1892	81	P35 /DVSS3	2848 2848	-1311 -1186	128 129	PC0	-150 -275	3065 3065
34	PM1		/	Z 82	P36	/ /					
		-2852	_2017			2848	-1061	130	PC1	-400	3065
35	XT1	-2852	-2142	83	P37	2848	-936	131	PF7	-525	3065
36	XT2	-2852	-2444	84	P40	2848	-811	132	PJ0	-650	3065
37	DVCC4 <	2465	-3072	85	P41	2848	-686	133	PJ1	-775	3065
38	TEST	-2339 /	-3072	86	P42	2848	-560	134	PJ2	-901	3065
39	D+	-2062	-3072	87	P43	2848	-435	135	PJ3	-1026	3065
40	D- (-1875	-3072	88	P44	2848	-310	136	PJ4	-1151	3065
41	DVCC1	1598	-3072	89	P45	2848	-185	137	PJ5	-1276	3065
42	X1		\sim $^{\prime}$	90	P46						
		-1472	-3072			2848	-60	138	PJ6	-1401	3065
43	DVSS1	_1347	-3072	91	P47	2848	65	139	PJ7	-1526	3065
44	X2	-1126	-3072	92	P50	2848	190	140	PA0	-1652	3065
45	AMO	-1001	-3072	>93	P51	2848	315	141	PA1	-1777	3065
46	AM1	-876	-3072	94	P52	2848	440	142	PA2	-1902	3065
47	RESET	-750	-3072	95	P53	2848	565	143	AVSS	-2275	3065
48	PC3	-625	-3072	96	P54	2848	690	144	AVCC	-2400	3065
70	- 5	-020	-3072	50	. 57	2040	090	144	AVCC	-2400	3003

2.3 Pin Names and Functions

The following table shows the names and functions of the input/output pins

Table 2.3.1 Pin Names and Functions (1/5)

Pin Name	Number of Pins	I/O	Function
D0 to D7	8	I/O	Data: Data bus 0 to 7
P10 to P17	0	I/O	Port 1: I/O port input or output specifiable in units of bits
D8 to D15	8	I/O	Data: Data bus 8 to 15
P20 to P27		I/O	Port 2: I/O port input or output specifiable in units of bits
D16 to D23	8	I/O	Data: Data bus 16 to 23
KO0 to KO7		Output	Key output 0 to 7: Pins used of key-scan strobe (Open-drain output programmable)
P30 to P37	0	I/O	Port 3: I/O port input or output specifiable in units of bits
D24 to D31	8	I/O	Data24: Data bus 24 to 31
P40 to P47	0	Output	Port 4: Output port
A0 to A7	8	Output	Address: Address bus 0 to 7
P50 to P57	0	Output	Port 5: Output port
A8 to A15	8	Output	Address: Address bus 8 to 15
P60 to P67	8	I/O	Port 6: I/O port input or output specifiable in units of bits
A16 to A23	0	Output	Address: Address bus 16 to 23
P70	1	Output	Port70: Output port
RD	1	Output	Read: Outputs strobe signal to read external memory
P71		I/O	Port 71: I/O port
WRLL	1	Output	Write: Output strobe signal for writing data on pins D0 to D7
NDRE		Output	NAND flash read: Outputs strobe signal to read external NAND flash
P72		I/O	Port 72: I/O port
WRLU	1	Output	Write: Output strobe signal for writing data on pins D8 to D15
NDWE		Output	Write Enable for NAND flash
P73	1	Output	Port 73; Output port
EA24	'	Output	Extended Address 24
P74	1	Output	Port 74: Output port
EA25	,	Output	Extended Address 25
P75		1/0	Port 75: I/O port
R/\overline{W}	1	Output	Read/Write: 1 represents read or dummy cycle; 0 represents write cycle
NDR/B		Input	NAND flash ready (1)/Busy (0) input
P76	1	1/0	Port 76: I/O port
WAIT	•	Input	Wait: Signal used to request CPU bus wait

TOSHIBA

Table 2.3.2 Pin Names and Functions (2/5)

Pin Name	Number of Pins	I/O	Function
P80 CS0	1	Output Output	Port80: Output port Chip select 0: Outputs "low" when address is within specified address area
P81 CS1 SDCS	1	Output Output Output	Port81: Output port Chip select 1: Outputs "low" when address is within specified address area Chip select for SDRAM: Outputs "0" when address is within SDRAM address area
P82 CS2 CSZA SDCS	1	Output Output Output Output	Port82: Output port Chip select 2: Outputs "Low" when address is within specified address area Expand chip select: ZA: Outputs "0" when address is within specified address area Chip select for SDRAM: Outputs "0" when address is within SDRAM address area
P83 CS3	1	Output Output	Port83: Output port Chip select 3: Outputs "low" when address is within specified address area
P84 WRUL CSZB ND0CE	1	Output Output Output Output	Port84: Output port Write: Output strobe signal for writing data on pins D16 to D23 Expand chip select: ZB: Outputs "0" when address is within specified address area Chip select for NAND flash 0: Outputs "0" when NAND flash 0 is enabled
P85 WRUU CSZC ND1CE	1	Output Output Output Output	Port85: Output port Write: Output strobe signal for writing data on pins D24 to D31 Expand chip select: ZC: Outputs "0" when address is within specified address area Chip select for NAND flash 1: Outputs "0" when NAND flash 1 is enabled
P86 CSZD SRULB	1	Output Output Output	Port86: Output port Expand chip select: ZD: outputs "0" when address is within specified address area Data enable for SRAM on pins D16 to D23
P87 CSZE SRUUB	1	Output Output Output	Port87: Output port Expand chip select: ZE: Outputs "0" when address is within specified address area Data enable for SRAM on pins D24 to D31
P90 TXD0 I2SCKO	1	I/O Output Output	Port90: I/O port Serial 0 send data: Open-drain output programmable I ² S clock output
P91 RXD0 I2SDO	1	I/O Input Output	Port91: I/O port (Schmitt-input) Serial 0 receive data I ² S data output
P92 SCLK0 CTS0 I2SWS	1	I/O I/O Input Output	Port92: I/O port (Schmitt-input) Serial 0 clock I/O Serial 0 data send enable (Clear to send) I ² S word select output
P93 LGOE0 P94	*/	I/O Output	Port93: I/O port Output enable-0 for external TFT-LCD driver Port94: I/O port
LGOE1 P95 CLK32KO LGOE2		Output Output Output Output	Output enable-1 for external TFT-LCD driver Port95: Output port Output fs (32.768 kHz) clock Output enable-2 for external TFT-LCD driver
P96 INT4 PX	1	Input Input Output	Port 96: Input port (Schmitt-input) Interrupt request pin4: Interrupt request with programmable rising/falling edge X-Plus; Pin connectted to X+ for touch screen panel
P97 INT5 PY	1	Input Input Output	Port 97: Input port (Schmitt-input) Interrupt request pin5: Interrupt request with programmable rising/falling edge Y-Plus: Pin connectted to Y+ for touch screen panel
PA0 to PA2 KI0 to KI2	3	Input Input	Port: A0 to A2 port: Pin used to input ports (Schmitt input, with pull-up resistor) Key input 0 to 2: Pin used for key-on wakeup 0 to 2
PA3 to PA6 KI3 to KI6 LD8 to LD11	4	Input Input Output	Port: A3 to A6 port: Pin used to input ports (Schmitt input, with pull-up resistor) Key input 3 to 6: Pin used for key-on wakeup 3 to 6 Data bus 8 to 11for LCD driver
PA7 KI7	1	Input Input	Port: A7 port: Pin used to input ports (Schmitt input, with pull-up resistor) Key input 7: Pin used for key-on wakeup 7

Table 2.3.3 Pin Names and Functions (3/5)

Pin Name	Number of Pins	I/O	Function
PC0		I/O	Port C0: I/O port (Schmitt-input)
INT0	1	Input	Interrupt request pin 0: Interrupt request pin with programmable level/rising/falling edge
TA1OUT		Output	8-bit timer 1 output: Timer 1 output
PC1		I/O	Port C1: I/O port (Schmitt-input)
INT1	1	Input	Interrupt request pin 1: Interrupt request pin with programmable rising/falling edge
TA3OUT		Output	8-bit timer 3 output: Timer 3 output
PC2		I/O	Port C2: I/O port (Schmitt-input)
INT2	1	Input	Interrupt request pin 2: Interrupt request pin with programmable rising/falling edge
TB0OUT0		Output	Timer B0 output
PC3	1	I/O	Port C3: I/O port (Schmitt-input)
INT3	ı	Input	Interrupt request pin 3: Interrupt request pin with programmable rising/falling edge
PC6		I/O	Port C6: I/O port
KO8	1	Output	Key Output 8: Pin used of key-scan strobe (Open-drain output programmable)
LDIV		Output	Data invert enable for external TFT-LCD driver
PC7		I/O	Port C7: I/O port
CSZF	1	Output	Expand chip select: ZF: Outputs "0" when address is within specified address area
LCP1		Output	Shift-clock-1 for external TFT-LCD driver
PF0		I/O	Port F0: I/O port (Schmitt-input)
TXD0	1	Output	Serial 0 send data: Open-drain output programmable
TXD1		Output	Serial 1 send data: Open-drain output programmable
PF1		I/O	Port F1: I/O port (Schmitt-input)
RXD0	1	Input	Serial 0 receive data
RXD1		Input	Serial 1 receive data
PF2		I/O	Port F2: I/O port (Schmitt-input)
SCLK0		I/O	Serial 0 clock I/O
CTS0	1	Input	Serial 0 data send enable (Clear to send)
SCLK1		I/O	Serial 1 clock I/O
CTS1		Input	Serial 1 data send enable (Clear to send)
PF7	1	Output	Port F7: Output port
SDCLK	'	Output	Clock for SDRAM (When SDRAM is not used, SDCLK can be used as system clock)
PG0 to PG1	2	Input	Port G0 to G1 port: Pin used to input ports
AN0 to AN1		Input	Analog input 0 to 1: Pin used to Input to AD conveter
PG2	<	Input	Port G2 port: Pin used to input ports
AN2	1	Input	Analog input 2: Pin used to Input to AD conveter
MX		Output	X-Minus: Pin connectted to X for touch screen panel
PG3	^ ^	Input	Port G3 port: Pin used to input ports
AN3	1)	Input	Analog input 3: Pin used to input to AD conveter
MY		Output	Y-Minus: Pin connectted to Y- for touch screen panel
ADTRG		Intput	AD trigger. Signal used to request AD start


Table 2.3.4 Pin Names and Functions (4/5)

Pin Name	Number of Pins	I/O	Function
PJ0		Output	Port J0: Output port
SDRAS	1	Output	Row address strobe for SDRAM
SRLLB		Output	Data enable for SRAM on pins D0 to D7
PJ1		Output	Port J1: Output port
SDCAS	1	Output	Column address strobe for SDRAM
SRLUB		Output	Data enable for SRAM on pins D8 to D15
PJ2		Output	Port J2: Output port
SDWE	1	Output	Write enable for SDRAM
SRWR		Output	Write for SRAM: Strobe signal for writing data
PJ3	1	Output	Port J3: Output port
SDLLDQM		Output	Data enable for SDRAM on pins D0 to D7
PJ4	1	Output	Port J4: Output port
SDLUDQM		Output	Data enable for SDRAM on pins D8 to D15
PJ5		I/O	Port J5: I/O port
SDULDQM	1	Output	Data enable for SDRAM on pins D16 to D23
NDALE		Output	Address latch enable for NAND flash
PJ6		I/O	Port J6: I/O port
SDUUDQM	1	Output	Data enable for SDRAM on pins D24 to D31
NDCLE		Output	Command latch enable for NAND flash
PJ7	1	Output	Port J7: Output port
SDCKE	'	Output	Clock enable for SDRAM
PK0	1	Output	Port K0: Output port
LCP0	'	Output	LCD driver output pin
PK1	1	Output	Port K1: Output port
LLP	'	Output	LCD driver output pin
PK2	1	Output	Port K2: Output port
LFR	'	Output	LCD driver output pin
PK3	1	Output	Port K3: Output port
LBCD	1	Output	LCD driver output pin
PL0 to PL3	4	Output	Port L0 to L3: Output port
LD0 to LD3	r	Output	Data bus for LCD driver
PL4 to PL7	4	1/0	Port L4 to L7: I/O port
LD4 to LD7	, <	Output	Data bus for LCD driver
TEST	1	Input	Connect to VCC.
PM1	1	Output	Port M1: Output port
MLDALM		Output	Melody/alarm output pin
PM2	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Output	Port M2: Output port
ALARM	1	Output	RTC alarm output pin
MLDALM		Output	Melody/alarm output pin (inverted)

Note: The output functions SDULDQM, NDALE of PJ5-pin and SDUUDQM, NDCLE of PJ6-pin cannot be used simultaneously. Therefore, 32-bit SDRAM and NAND-Flash cannot be used at the same time.

Table 2.3.5 Pin Names and Functions (5/5)

Pin Name	Number of Pins	I/O	Function
D+, D-	2	I/O	USB-data connecting pin Connect pull-up resistor to both pins to avoid through current when USB is not in use.
AMO, AM1	2	Input	Operation mode: Fix to AM1 = "0", AM0 = "1" for 16-bit external bus starting Fix to AM1 = "1", AM0 = "0" for 32-bit external bus starting Fix to AM1 = "1", AM0 = "1" for BOOT (32-bit internal MROM) starting
X1/X2	2	I/O	High-frequency oscillator connection pins
XT1/XT2	2	I/O	Low-frequency oscillator connection pins
RESET	1	Input	Reset: Initializes TMP92CH21 (with pull-up resistor, Schmitt input)
VREFH	1	Input	Pin for reference voltage input to AD converter (H)
VREFL	1	Input	Pin for reference voltage input to AD converter (L)
AVCC	1	-	Power supply pin for AD converter
AVSS	1	_	GND pin for AD converter (0 V)
DVCC	4	_	Power supply pins (All V _{CC} pins should be connected to the power supply pin)
DVSS	3	-	GND pins (0 V) (All pins should be connected to GND (0 V))



3. Operation

This section describes the basic components, functions and operation of the TMP92CH21.

3.1 CPU

The TMP92CH21 contains an advanced high-speed 32-bit CPU (TLCS-900/H1 CPU)

3.1.1 CPU Outline

The TLCS-900/H1 CPU is a high-speed, high-performance CPU based on the TLCS-900/L1 CPU. The TLCS-900/H1 CPU has an expanded 32-bit internal data bus to process instructions more quickly.

The following is an outline of the CPU:

Table 3.1.1 TMP92CH21 Outline

·	TATROCULOU			
Parameter	TMP92CH21			
Width of CPU address bus	24 bits			
Width of CPU data bus	32 bits			
Internal operating frequency	Max 20 MHz			
Minimum bus cycle	1-clock access (50 ns at f _{SYS} = 20MHz)			
Internal RAM	32-bit 1-clock access			
Internal boot ROM	32-bit 2-clock access			
Internal I/O	8- or 16-bit 2-clock access or			
internal I/O	8- or 16-bit 5 to 6-clock access			
External SRAM, Masked ROM	8- or 16- or 32-bit 2-clock access			
External SKAW, Wasked KOW	(waits can be inserted)			
External SDRAM	16- or 32-bit min. 1-clock access			
	8-bit min. 4-clock access			
External NAND flash	(waits can be inserted)			
Minimum instruction execution cycle	1-clock (50 ns at f _{SYS} =20MHz)			
Conditional jump	2-clock (100 ns at f _{SYS} =20MHz)			
Instruction queue buffer	12 bytes			
Instruction set	Compatible with TLCS-900/L1			
Instruction set	(LDX instruction is deleted)			
CPU mode	Maximum mode only			
Micro DMA	8 channels			

3.1.2 Reset Operation

When resetting the TMP92CH21, ensure that the power supply voltage is within the operating voltage range, and that the internal high-frequency oscillator has stabilized. Then hold the $\overline{\text{RESET}}$ input low for at least 20 system clocks (16 μs at fc = 40 MHz).

At reset, since the clock doubler (PLL) is bypassed and the clock-gear is set to 1/16, the system clock operates at 1.25 MHz (fc = 40 MHz).

When the reset has been accepted, the CPU performs the following:

• Sets the program counter (PC) as follows in accordance with the reset vector stored at address FFFF00H to FFFF02H:

PC<7:0> ← data in location FFFF00H PC<15:8> ← data in location FFFF01H PC<23:16> ← data in location FFFF02H

- Sets the stack pointer (XSP) to 00000000H.
- Sets bits <IFF2:0> of the status register (SR) to 111 (thereby setting the interrupt level mask register to level 7).
- Clears bits <RFP1:0> of the status register to 00 (there by selecting register bank 0).

When the reset is released, the CPU starts executing instructions according to the program counter settings. CPU internal registers not mentioned above do not change when the reset is released.

When the reset is accepted, the CPU sets internal I/O, ports and other pins as follows.

- Initializes the internal I/O registers as shown in the "Special Function Register" table in section 5.
- Sets the port pins, including the pins that also act as internal I/O, to general-purpose input or output port mode.

Internal reset is released as soon as external reset is released.

Memory controller operation cannot be ensured until the power supply becomes stable after power on reset. External RAM data provided before turning on the TMP92CH21 may be corrupted because the control signals are unstable until the power supply becomes stable after power on reset.




Figure 3.1.1 Power on Reset Timing Example




Figure 3.1.2 TMP92CH21 Reset Timing Chart

Setting of AM0 and AM1 3.1.3

Set AM1 and AM0 pins as shown in Table 3.1.2 according to system usage.

•	Mode Setup 7	lable								
Operation Mode Mode Setup Input Pin										
Operation wode	RESET	AM1 AM0								
16-bit external bus starting (MULTI 16 mode)	1	0 1								
32-bit external bus starting (MULTI 32 mode)		0								
Boot (32-bit internal MROM) starting (BOOT mode)		1								

2009-06-19

3.2 Memory Map

Figure 3.2.1 is a memory map of the TMP92CH21.




Figure 3.2.1 Memory Map

Note 1: Boot program (Internal MROM) is mapped only for BOOT mode. For other starting modes, its area (3FE000H to 3FFFFFH) is mapped to external-memory.

Note 2: The Provisional emulator control area, mapped F00000H to F0FFFFH after reset, is for emulator use and so is not available. When emulator WR signal and RD signal are asserted, this area is accessed. Ensure external memory is used.

Note 3: Do not use the last 16-byte area (FFFFF0H to FFFFFFH). This area is reserved for an emulator.

3.3 Clock Function and Stand-by Function


The TMP92CH21 contains (1) clock gear, (2) clock doubler (PLL), (3) stand-by controller and (4) noise reduction circuits. They are used for low power, low noise systems.

This chapter is organized as follows:

- 3.3.1 Block diagram of system clock
- 3.3.2 SFR
- 3.3.3 System clock controller
- 3.3.4 Clock doubler (PLL)
- 3.3.5 Noise reduction circuits
- 3.3.6 Stand-by controller

The clock operating modes are as follows: (a) single clock mode (X1, X2 pins only), (b) dual clock mode (X1, X2, XT1 and XT2 pins) and (c) triple clock mode (X1, X2, XT1 and XT2 pins and PLL).

Figure 3.3.1 shows a transition figure.



Note 1: It is not possible to control PLL in SLOW mode when shifting from SLOW mode to NORMAL mode with use of PLL. (PLL start up/stop/change write to PLLCR0<PLLON>, PLLCR1<FCSEL> register)

Note 2: When shifting from NORMAL mode with use of PLL to NORMAL mode, execute the following setting in the same order.

- 1) Change CPU clock (PLLCR0<FCSEL> ← "0")
- 2) Stop PLL circuit (PLLCR1<PLLON> \leftarrow "0")
- Note 3: It is not possible to shift from NORMAL mode with use of PLL to STOP mode directly.

 NORMAL mode should be set once before shifting to STOP mode. (Sstop the high-frequency oscillator after stopping PLL.)

Figure 3.3.1 System Clock Block Diagram

The clock frequency input from the X1 and X2 pins is called fc and the clock frequency input from the XT1 and XT2 pins is called fs. The clock frequency selected by SYSCR1<SYSCK> is called the clock f_{FPH} . The system clock f_{SYS} is defined as the divided clock of f_{FPH} , and one cycle of f_{SYS} is defined as one state.

3.3.1 Block Diagram of System Clock




Table 3.3.1 Selection Example for fosch

	High-frequency Oscillation: f _{OSCH}	System Clock: f _{SYS}	USB Clock: f _{USB}
(a) USB in use, with PLL	9.0 MHz	18 MHz	48 MHz
(b) USB not in use, with PLL	10.0 MHz (max)	20 MHz (max)	_
(c) USB not in use, without PLL	40.0 MHz (max)	20 MHz (max)	_

Note: When using USB, the high-frequency oscillator should be 9.0 MHz.

3.3.2 SFR

		7	6	5	4	3	2	1	0
SYSCR0	Bit symbol	XEN	XTEN				WUEF		
(10E0H)	Read/Write	R/	W				R/W		
	Reset state	1	1				0		
	Function	High- frequency oscillator (fc) 0: Stop 1: Oscillation	Low- frequency oscillator (fs) 0: Stop 1: Oscillation				Warm-up timer 0: Write don't care 1: Write start timer 0: Read end warm-up 1: Read do not end		>
		7	6	5	4 ((7/3	warm-up	1	0
SYSCR1	Bit symbol					SYSCK	GEAR2	GEAR1	GEAR0
(10E1H)	Read/Write	$\left \cdot \right $	$\left \cdot \right $			R/W		RAW	
	Reset state	$\bigg \bigg $				0		0	0
	Function					Select system clock 0: fc 1fs	Select gear v 000; fc 001: fc/2 010: fc/4 011: fc/8 100: fc/16 101: (Reserv 110: (Reserv 111: (Reserv	ed)	equency (fc)
		7	6	<i>))</i> 5	4	3	2	1	0
SYSCR2	Bit symbol	-	TOTA	WUPTM1	WUPTM0	HALTM1	HALTM0		
(10E2H)	Read/Write	R/W	144 J.	R/W	R/W	R/W	R/W		
	Reset state	//0	$\bigg) \bigg/$	_1 ((//0)	1	1		
	Function	Always write "0"		Warm-up timer 00: Reserved 01: 2 ⁸ /input frequency 10: 2 ¹⁴ /input frequency 11: 2 ¹⁶ /input frequency		HALT mode 00: Reserved 01: STOP mode 10: IDLE1 mode 11: IDLE2 mode			

Note 1: The unassigned registers, SYSCR0
sit5:3>, SYSCR0
bit1:0>, SYSCR1
bit7:4>, and SYSCR2
bit6, bit1:0> are read as undefined value.

Note 2: Low-frequency oscillator is enabled on reset.

Figure 3.3.3 SFR for System Clock

		7	6	5	4	3	2	1	0		
EMCCR0	Bit symbol	PROTECT					EXTIN	DRVOSCH	DRVOSCL		
(10E3H)	Read/Write	R					R/W	R/W	R/W		
	Reset state	0	/				0	1	1		
	Function	Protect flag					1: External	fc oscillator	fs oscillator		
		0: OFF					clock	driver ability	driver ability		
		1: ON						1: Normal	1: Normal		
								0: Weak	0: Weak		
EMCCR1	Bit symbol							J) `			
(10E4H)	Read/Write						(07)				
	Reset state		Cuitab th	o protoct ON/		a the followin	a 45 454 KEV	and KEV			
	Function				OFF by writing sequence EM						
EMCCR2	Bit symbol	,			sequence EM	(()					
(10E5H)	Read/Write		2110	11. WINO III	coquerioo En	TOOK!		o,			
	Reset state					4	>				
	Function										

Note: When restarting the oscillator from the stop oscillation state (e.g. restarting the oscillator in STOP mode), set EMCCR0<DRVOSCH>, <DRVOSCL>="1".

Figure 3.3.4 SFR for System Clock

PLLCR0 (10E8H)

	7	6	5	4	3	2	1	0
Bit symbol		FCSEL	LUPFG					
Read/Write		R/W	R					
Reset state		0	0					
Function		Select fc clock 0: fosch 1: fpll	Lock up timer status flag 0: Not end 1: End)r	

Note: Ensure that the logic of PLLCR0<LUPFG> is different from 900/L1's DFM.

PLLCR1 (10E9H)

	7	6	5	4	3	2	1	0
Bit symbol	PLLON				1	JY		
Read/Write	R/W							
Reset state	0				74/		#	
Function	Control on/off 0: OFF 1: ON					\$ (,

Figure 3.3.5 SFR for PLL

PxDR (xxxxH)

	7	6	5	4	3	2	1	0
Bit symbol	Px7D	Px6D	Px5D	Px4D <	Px3D	Px2D	Px1D	Px0D
Read/Write				R/	W			
Reset state	1	1	1)	1	1	1	1	1
Function	Output/input buffer drive-register for stand-by mode							

(Purpose and use)

This register is used to set each pin status at stand-by mode.

All ports have registers of the format shown above. ("x" indicates the port name.)

For each register, refer to "3.5 Function of ports".

Before "Halt" instruction is executed, set each register according to the expected pin-status. They will be effective after the CPU has executed the "Halt" instruction.

This is the case regardless of stand-by mode (IDLE2, IDLE1 or STOP).

The output/input buffer control table is shown below.

		11/	
OE	PxnD	Output Buffer	Input Buffer
0	0	OFF	OFF
0((\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \) OFF	ON
1	0	OFF	OFF
1		ON	OFF

Note 1: OE denotes an output enable signal before stand-by mode.

Basically, PxCR is used as OE.

Note 2: "n" in PxnD denotes the bit number of PORTx.

Figure 3.3.6 SFR for Drive Register

3.3.3 System Clock Controller

The system clock controller generates the system clock signal (fsys) for the CPU core and internal I/O. It contains two oscillation circuits and a clock gear circuit for high-frequency (fc) operation. The register SYSCR1<SYSCK> changes the system clock to either fc or fs, SYSCR0<XEN> and SYSCR0<XTEN> control enabling and disabling of each oscillator, and SYSCR1<GEAR2:0> sets the high-frequency clock gear to either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16). These functions can reduce the power consumption of the equipment in which the device is installed.

The combination of settings $\langle XEN \rangle = 1$, $\langle SYSCK \rangle = 0$ and $\langle GEAR2:0 \rangle = 100$ will cause the system clock (fsys) to be set to fc/32 (fc/16 × 1/2) after reset.

For example, fsys is set to 1.25 MHz when the 40 MHz oscillator is connected to the X1 and X2 pins.

(1) Switching from normal mode to slow mode

When the resonator is connected to the XI and X2 pins, or to the XII and XT2 pins, the warm-up timer can be used to change the operation frequency after stable oscillation has been attained.

The warm-up time can be selected using SYSCR2<WUPTM1:0>.

This warm-up timer can be programmed to start and stop as shown in the following examples 1 and 2.

Table 3.3.2 shows the warm-up time.

Note 1: When using an oscillator (other than a resonator) with stable oscillation, a warm-up timer is not needed.

Note 2: The warm-up timer is operated by an oscillation clock. Hence, there may be some variation in warm-up time.

Table 3.3.2 Warm-up Times

at foscu = 40 MHz, fs = 32,768 kHz


	u v	105CH - 40 WI 12, 13 - 32.700 KI 12
Warm-up Time SYSCR2 <wuptm1:0></wuptm1:0>	Change to Normal Mode	Change to Slow Mode
01 (2 ⁸ /frequency)	6.4 (μs)	7.8 (ms)
10 (2 ¹⁴ /frequency)	409.6 (μs)	500 (ms)
11 (2 ¹⁶ /frequency)	1.638 (ms)	2000 (ms)

Example 1: Setting the clock

Changing from high-frequency (fc) to low-frequency (fs).

SYSCR0	EQU	10E0H		
SYSCR1	EQU	10E1H		
SYSCR2	EQU	10E2H		
	LD	(SYSCR2), $0 \times 1 \cdot 1 \times \times B$;	Sets warm-up time to 2 ¹⁶ /fs.
	SET	6, (SYSCR0)	;	Enables low-frequency oscillation.
	SET	2, (SYSCR0)	;	Clears and starts warm-up timer.
WUP:	BIT	2, (SYSCR0)	;	Detects stopping of warm-up timer.
	JR	NZ, WUP	; ∫	Detects stopping of warm-up timer.
	SET	3, (SYSCR1)	;	Changes f _{SYS} from fc to fs.
	RES	7, (SYSCR0)	;	Disables high-frequency oscillation.

X: Don't care, -: No change




Example 2: Setting the clock

Changing from low-frequency (fs) to high-frequency (fc).

SYSCR0 EQU SYSCR1 EQU 10E1H SYSCR2 EQU 10E2H (SYSCR2), $0 \times 1 \cdot 0 - - \times \times B$; Sets warm-up time to 2¹⁴/fc. LD SET 7, (SYSCR0) Enables high-frequency oscillation. SET 2, (SYSCR0) Clears and starts warm-up timer. WUP: 2, (SYSCR0) BIT Detects stopping of warm-up timer. JR NZ, WUP Changes f_{SYS} from fs to fc. RES 3, (SYSCR1) Disables low-frequency oscillation. 6, (SYSCR0) **RES**

X: Don't care, -: No change



(2) Clock gear controller

fFPH is set according to the contents of the clock gear select register SYSCR1<GEAR2:0> to either fc, fc/2, fc/4, fc/8 or fc/16. Using the clock gear to select a lower value of fFPH reduces power consumption.

Example 3: Changing to a high-frequency gear


SYSCR1 EQU 10E1H

LD (SYSCR1), XXXX0000B ; Changes fsys to fc/2.
LD (DUMMY), 00H ; Dummy instruction
X: Don't care

(High-speed clock gear changing)

To change the clock gear, write the register value to the SYSCR1<GEAR2:0> register. It is necessary for the warm-up time to elapse before the change occurs after writing the register value.

There is the possibility that the instruction following the clock gear changing instruction is executed by the clock gear before changing. To execute the instruction following the clock gear switching instruction by the clock gear after changing, input the dummy instruction as follows (instruction to execute the write cycle).



3.3.4 Clock Doubler (PLL)

PLL outputs the fPLL clock signal, which is four times as fast as fOSCH. A low-speed-frequency oscillator can be used, even though the internal clock is high-frequency.

A reset initializes PLL to stop status, so setting to PLLCR0, PLLCR1 register is needed before use.

As with an oscillator, this circuit requires time to stabilize. This is called the lock up time and it is measured by a 16-stage binary counter. Lock up time is about 1.6 ms at $f_{OSCH} = 10$ MHz.

Note 1: Input frequency range for PLL


The input frequency range (High-frequency oscillation) for PLL is as follows: $f_{OSCH} = 6$ to 10 MHz ($V_{CC} = 3.0$ to 3.6 V)

Note 2: PLLCR0<LUPFG>

The logic of PLLCR0<LUPFG> is different from 900/L1's DFM.

Exercise care in determining the end of lock up time.

The following is an example of settings for PLL starting and PLL stopping.



Example 2: PLL stopping

PLLCR0 EQU 10E8H PLLCR1 EQU 10E9H

LD (PLLCR0), X0XXXXXXB ; Changes fc from 40 MHz to10 MHz.

LD (PLLCR1), 0XXXXXXXB ; Stop PLL.

X: Don't care

<FCSEL>

<PLLON>

PLL output: f_{PLL}

System clock f_{SYS}

Changes from 40 MHz to 10 MHz

Stops PLL operation

<u>Limitations on the use of PLL</u>

1. It is not possible to execute PLL enable/disable control in the SLOW mode (fs) (writing to PLLCR0 and PLLCR1).

PLL should be controlled in the NORMAL mode.

2. When stopping PLL operation during PLL use, execute the following settings in the same order.

```
LD (PLLCR0), 00H ; Change the clock f<sub>PLL</sub> to f<sub>OSCH</sub>
LD (PLLCR1), 00H ; PLL stop
```

3. When stopping the high-frequency oscillator during PLL use, stop PLL before stopping the high-frequency oscillator.

Examples of settings are shown below:

- (1) Start up/change control
 - (OK) Low-frequency oscillator operation mode (fs) (high-frequency oscillator STOP)
 → High-frequency oscillator start up → High-frequency oscillator operation mode (fosch) → PLL start up → PLL use mode (fpld)

```
High-frequency oscillator start/warm-up start
         LD
                   (SYSCR0),
                                                    В.;
WUP:
         BIT
                  2, (SYSCR0)
                                                            Check for warm-up end flag
                  NZ. WUP
         JR
                                                     В:
         LD
                   (SYSCR1),
                                                            Change the system clock fs to fosch
                                                     В
                                                            PLL start-up/lock up start
         LD
                   (PLLCR1),
LUP:
         BIT
                  5, (PLLCR0)
                                                            Check for lock up end flag
         JR
                  Z. LUP
         LD
                   (PLLCR0),
                                                            Change the system clock fosch to fpll
```

(OK) Low-frequency oscillator operation mode (fs) (high-frequency oscillator Operate) → High-frequency oscillator operation mode (fosch) → PLL start up → PLL use mode (fpll)

```
LD
                   (SYSCR1),
                                                      В
                                                              Change the system clock fs to fosch
          LD
                   (PLLCR1),
                                                              PLL start-up/lock up start
LUP:
          BIT
                  5, (PLLCR0)
                                                              Check for lock up end flag
          JR
                  Z, LUP
           LD.
                   (PLLCR0),
                                                              Change the system clock fosch to fpll
```

(Error) Low-frequency oscillator operation mode (fs) (high-frequency oscillator STOP) \rightarrow High-frequency oscillator start up \rightarrow PLL start up \rightarrow PLL use mode (fpll)

```
LD
                   (SYSCR0),
                                                                High-frequency oscillator start/warm-up start
WUP:
          BIT
                   2, (SYSCR0)
                                                                Check for warm-up end flag
           JR
                   NZ, WUP
          LD
                   (PLLCR1),
                                                                PLL start-up/lock up start
LUP:
          BIT
                   5, (PLLCR0)
                                                                Check for lock up end flag
           JR
                   Z, LUP
          ID
                   (PLLCR0),
                                                                Change the internal clock fosch to fpll
           LD
                   (SYSCR1),
                                                                Change the system clock fs to fPLL
```

TOSHIBA

(2) Change/stop control

(OK) PLL use mode (f_{PLL}) → High-frequency oscillator operation mode (f_{OSCH}) → PLL Stop → Low-frequency oscillator operation mode (f_S) → High-frequency oscillator stop

```
Change the system clock fPLL to fOSCH
LD
       (PLLCR0),
                       - 0 - - - - - B;
LD
       (PLLCR1),
                       0 - - - - - B:
                                             PLL stop
                             - 1 - - - B;
                                             Change the system clock fosch to fs
LD
       (SYSCR1),
LD
       (SYSCR0),
                                 - - - B;
                                             High-frequency oscillator stop
```

(Error) PLL use mode (fpll) \rightarrow Low-frequency oscillator operation mode (fs) \rightarrow PLL stop \rightarrow High-frequency oscillator stop

```
LD (SYSCR1), ---- B; Change the system clock fpll to fs

LD (PLLCR0), -0---- B; Change the internal clock (fc) fpll to fosch

LD (PLLCR1), 0---- B; Pll stop

LD (SYSCR0), 0---- B; High-frequency oscillator stop
```

(OK) PLL use mode (fPLL) \rightarrow Set the STOP mode \rightarrow High-frequency oscillator operation mode (fOSCH) \rightarrow PLL stop \rightarrow Halt (High-frequency oscillator stop)

```
LD (SYSCR2), --- 0 1 -- B; Set the STOP mode (This command can be executed before use of PLL)

LD (PLLCR0), -0 --- B; Change the system clock f<sub>PLL</sub> to f<sub>OSCH</sub>

LD (PLLCR1), 0 --- -- B; PLL stop

HALT ; Shift to STOP mode
```

(Error) PLL use mode (fpLL) \rightarrow Set the STOP mode \rightarrow Halt (High-frequency oscillator stop)

```
LD (SYSCR2), ---- 0 1 B; Set the STOP mode (This command can execute before use of PLL)

HALT ; Shift to STOP mode
```




TMP92CH21

3.3.5 Noise Reduction Circuits

Noise reduction circuits are built-in, allowing implementation of the following features.

- (1) Reduced drivability for high-frequency oscillator
- (2) Reduced drivability for low-frequency oscillator
- (3) Single drive for high-frequency oscillator
- (4) SFR protection of register contents
- (1) Reduced drivability for high-frequency oscillator (Purpose)

Reduces noise and power for oscillator when a resonator is used.



(Setting method)

The drive ability of the oscillator is reduced by writing "0" to EMCCR0<DRVOSCH> register. At reset, <DRVOSCH> is initialized to "1" and the oscillator starts oscillation by normal drivability when the power-supply is on.


Note: This function (EMCCR0<DRVOSCH> = "0") is available when foscH = 6 to 10 MHz.

(2) Reduced drivability for low-frequency oscillator

(Purpose)

Reduces noise and power for oscillator when a resonator is used.

(Block diagram)



(Setting method)


The drive ability of the oscillator is reduced by writing 0 to the EMCCR0<DRVOSCL> register. At reset, <DRVOSCL> is initialized to "1".

(3) Single drive for high-frequency oscillator

(Purpose)

Remove the need for twin drives and prevent operational errors caused by noise input to X2 pin when an external oscillator is used.

(Block diagram)



(Setting method)

The oscillator is disabled and starts operation as buffer by writing "1" to EMCCR0<EXTIN> register. X2 pin's output is always "1".

At reset, <EXTIN> is initialized to "0".

(4) Runaway prevention using SFR protection register

(Purpose)

Prevention of program runaway caused by introduction of noise.

Write operations to a specified SFR are prohibited so that the program is protected from runaway caused by stopping of the clock or by changes to the memory control register (memory controller, MMU) which prevent fetch operations.

Runaway error handling is also facilitated by INTPO interruption.

Specified SFR list

1. Memory controller

B0CSL/H, B1CSL/H, B2CSL/H, B3CSL/H, BECSL/H MSAR0, MSAR1, MSAR2, MSAR3, MAMR0, MAMR1, MAMR2, MAMR3, PMEMCR, BROMCR

2. MMU

LOCALPX/PY/PZ, LOCALX/LY/LZ, LOCALRX/RY/RZ, LOCALWX/WY/WZ,

- 3. Clock gear SYSCR0, SYSCR1, SYSCR2, EMCCR0
- 4. PLL PLLCR0, PLLCR1

(Operation explanation)

Execute and release of protection (write operation to specified SFR) becomes possible by setting up a double key to EMCCR1 and EMCCR2 registers.

(Double key)

1st KEY: writes in sequence, 5AH at EMCCR1 and A5H at EMCCR2 2nd KEY: writes in sequence, A5H at EMCCR1 and 5AH at EMCCR2

Protection state can be confirmed by reading EMCCR0<PROTECT>.

At reset, protection becomes OFF.

INTPO interruption also occurs when a write operation to the specified SFR is executed with protection in the ON state.

3.3.6 Stand-by Controller

(1) HALT modes and port drive register

When the HALT instruction is executed, the operating mode switches to IDLE2, IDLE1 or STOP mode, depending on the contents of the SYSCR2<HALTM1:0> register and each pin-status is set according to the PxDR register, as shown below:

PxDR (xxxxH)

	7	6	5	4	3	2)_1	0
Bit symbol	Px7D	Px6D	Px5D	Px4D	Px3D	Px2D	Px1D	Px0D
Read/Write				R	W	(7/4)		
Reset state	1	1	1	1	1		1	1
Function	Output/input buffer drive register for stand-by mode							

(Purpose and use)

- This register is used to set each pin status at stand-by mode.
- All ports have this registers of the format shown above. ("x" indicates the port name.)
- For each register, refer to 3.5 function of ports.
- Before "Halt" instruction is executed, set each register according to the expected pin status. They will be effective
 after the CPU has executed the "Halt" instruction.
- This is the case regardless of stand-by mode (IDLE2, IDLE1 or STOP).
- The Output/Input buffer control table is shown below.

	OE	PxnD	Output Buffer	Input Buffer
I	0	0	OFF	OFF
	0	1	OFF	ON
	1	0	OFF	OFF
	1	1	(ON)	OFF

Note 1: OE denotes an output enable signal before stand-by mode.

Basically, PxCR is used as OE.

Note 2: "n" in PxnD denotes the bit number of PORTx

The subsequent actions performed in each mode are as follows:

1. /IDLE2 only the CPU halts.

The internal I/O is available to select operation during IDLE2 mode by setting the following register.

Table 3.3.3 shows the register setting operation during IDLE2 mode.

Table 3.3.3 SFR Setting Operation during IDLE2 Mode

Internal I/O	SFR
TMRA01	TA01RUN <i2ta01></i2ta01>
TMRA23	TA23RUN <i2ta23></i2ta23>
TMRB0	TB0RUN <i2tb0></i2tb0>
SIO0	SC0MOD1 <i2s0></i2s0>
SIO1	SC1MOD1 <i2s1></i2s1>
AD converter	ADMOD1 <i2ad></i2ad>
WDT	WDMOD <i2wdt></i2wdt>

- 2. IDLE1: Only the oscillator, RTC (real-time clock) and MLD continue to operate.
- 3. STOP: All internal circuits stop operating.

The operation of each of the different HALT modes is described in Table 3.3.4.

	HALT Mode	IDLE2	IDLE1	STOP		
SYS	SCR2 <haltm1:0></haltm1:0>	11	10	01		
	CPU	\$	Stop			
	I/O ports	Depend on PxI	OR register setting			
	TMRA, TMRB					
	SIO	Available to select	Stop			
Block	AD converter	operation block				
2.00.1	WDT					
	I2S, LCDC, SDRAMC,					
	Interrupt controller, USBC,	Operate				
	RTC, MLD		Operate			

Table 3.3.4 I/O Operation during HALT Modes

(2) How to release the HALT mode

These halt states can be released by resetting or requesting an interrupt. The halt release sources are determined by the combination of the states of the interrupt mask register <IFF2:0> and the HALT modes. The details for releasing the halt status are shown in Table 3.3.5.

Release by interrupt requesting

The HALT mode release method depends on the status of the enabled interrupt. When the interrupt request level set before executing the HALT instruction exceeds the value of the interrupt mask register, the interrupt is processed depending on its status after the HALT mode is released, and the CPU status executing the instruction that follows the HALT instruction. When the interrupt request level set before executing the HALT instruction is less than the value of the interrupt mask register, HALT mode release is not executed. (in non-maskable interrupts, interrupt processing is processed after releasing the HALT mode regardless of the value of the mask register.) However only for INT0 to INT4, INTKEY, INTRTC, INTALM and INTUSB interrupts, even if the interrupt request level set before executing the halt instruction is less than the value of the interrupt mask register, HALT mode release is executed. In this case, the interrupt is processed, and the CPU starts executing the instruction following the HALT instruction, but the interrupt request flag is held at "1".

Release by resetting

Release of all halt statuses is executed by resetting.

When the STOP mode is released by RESET, it is necessary to allow enough resetting time (see Table 3.3.6) for operation of the oscillator to stabilize.

When releasing the HALT mode by resetting, the internal RAM data keeps the state before the HALT instruction is executed. However the other settings contents are initialized. (Releasing due to interrupts keeps the state before the HALT instruction is executed.)

	Table 3.3.3 Source of Halt State Clearance and Halt Clearance Operation										
	Stati	us of Received Interrupt	Int	errupt Enable	ed	Inte	rrupt Disable	ed			
	Siaii	as of Neceived interrupt	(Interrupt level) ≥ (Interrupt mask)			(Interrupt level) < (Interrupt mask)					
	HALT Mode		IDLE2	IDLE1	STOP	IDLE2	IDLE1	STOP			
		INTWD	•	×	×	- \	-	_			
		INT0 to INT4 (Note 1)	•	•	♦ *1	0	0	0*1			
Φ		INTALM0 to INTALM4	•	•	×	0) > 0	×			
Source of Halt State Clearance		INTTA0 to INTTA3,	•	×	×	\bigcirc X/ \wedge	×	×			
lear		INTTB0 to INTTB1	•			$(()^*/\langle \rangle)$					
e C	tdr	INTRX0 to INTRX1,	•	V			×	×			
Stat	nterrupt	TX0 to TX1	• ×	×	^	X	×				
ats	<u>t</u>	INTTBO0, INTI2S	•	×	×	\bigvee	×	×			
Ϋ́		INTAD, INT5	•	×	*	×	X	×			
ce c		INTKEY	•	•	* *1	\diamond	40	o*1			
oni		INTRTC	•	•	◆ *1	0	00	0*1			
S	Ø	INTUSB	•	♦ *2	(7/x\)	0	0*2	×			
		INTLCD	•	×	(X)	\Diamond	\(\sigma\)	×			
		RESET			Initialize	LSI	(90)	·			

Table 3.3.5 Source of Halt State Clearance and Halt Clearance Operation

- •: After clearing the HALT mode, CPU starts interrupt processing.
- After clearing the HALT mode, CPU resumes executing starting from the instruction following the HALT instruction.
- x: Cannot be used to release the HALT mode.
- -: The priority level (interrupt request level) of non-maskable interrupts is fixed to 7, the highest priority level. This combination is not available.
- *1: Release of the HALT mode is executed after warm-up time has elapsed.
- *2: 6 interrupts of all 24 INTUSB sources can release Halt state from IDLE1 mode, allowing for the construction of low power dissipation systems. However, the method of use is limited as below.

Shift to IDLE1 mode :


Execute Halt instruction when the flag of INT_SUS or INT_CLKSTOP is "1" (SUSPEND state)

Release from IDLE1 mode:

Release Halt state by INT_RESUME or INT_CLKON request (release SUSPEND request)
Release Halt state by INT_URST_STR or INT_URST_END request (RESET request)

Example: Releasing IDLE1 mode

An INTO interrupt clears the halt state when the device is in IDLE1 mode.



(3) Operation

1. IDLE2 mode

In IDLE2 mode only specific internal I/O operations, as designated by the IDLE2 setting register, can take place. Instruction execution by the CPU stops.

Figure 3.3.7 illustrates an example of the timing for clearance of the IDLE2 mode halt state by an interrupt.




Figure 3.3.7 Timing Chart for IDLE2 Mode Halt State Cleared by Interrupt

2. IDLE1 mode

In IDLE1 mode, only the internal oscillator and the RTC and MLD continue to operate. The system clock stops.

In the halt state, the interrupt request is sampled asynchronously with the system clock; however, clearance of the halt state (e.g., restart of operation) is synchronous with it.

Figure 3.3.8 illustrates the timing for clearance of the IDLE1 mode halt state by an interrupt.




Figure 3.3.8 Timing Chart for IDLE1 Mode Halt State Cleared by Interrupt

3. STOP mode

When STOP mode is selected, all internal circuits stop, including the internal oscillator.

After STOP mode has been cleared system clock output starts when the warm-up time has elapsed, in order to allow oscillation to stabilize.

Figure 3.3.9 illustrates the timing for clearance of the STOP mode halt state by an interrupt.




Figure 3.3.9 Timing Chart for STOP Mode Halt State Cleared by Interrupt

Table 3.3.6 Example of Warm-up Time after Releasing STOP Mode

at f_{OSCH} = 40 MHz, fs = 32.768 kHz

		ut 10;	SCH - 40 WI 12, 13 - 02.7 00 KI 12
SYSCR1		SYSCR2 <wuptm1:0></wuptm1:0>	
<sysck></sysck>	01 (2 ⁸)	10 (2 ¹⁴)	11 (2 ¹⁶)
0 (fc)	6.4 μs	409.6 μs	1.638 ms
1 (fs)	7.8 ms	500 ms	2000 ms

Table 3.3.7 Input Buffer State Table

			·	Input Bu	uffer State			
			When the	e CPU is	In	HALT mode	(IDLE1/2/STC	OP)
Port Name	Input Function	During	oper	ating	<pxdf< td=""><td>R>=1</td><td><pxdi< td=""><td>R>=0</td></pxdi<></td></pxdf<>	R>=1	<pxdi< td=""><td>R>=0</td></pxdi<>	R>=0
	Name	Reset	When used	When used	When used	When used	When used	When used
			as	as	as	as	as	as
D0 to D7	D0 (- D7	055	Function pin	Input pin	Function pin	Input pin	Function pin	Input pin
D0 to D7	D0 to D7	OFF		=	OFF	- ((OFF	=
P10 to P17	D8 to D15	16bit start : OFF 32bit start : OFF Boot start : ON	ON upon external		OFF		OFF	
P20 to P27	D16 to D23	16bit start : ON 32bit start : OFF	read				011	
P30 to P37	D24 to D31	Boot start : ON				\mathcal{Y}		
P60 to P67	-	16bit start : OFF 32bit start : OFF	_			\supset		
		Boot start : ON					2	
P71 to P72				((// 5)	\wedge	(\bigcirc)	\
P75	NDRB		ON		ON	~ <	OFF)
P76	WAIT							
P90	-		-		_	(C_{\prime})		
P91	RXD0		011		ON	~	//	
P92	CTS0, SCLK0		ON	ON	ON (ON	OFF	
P93 to P94	-		7				_	OFF
P96 *1	INT4			`				Oil
P97	INT5	ON		7				
PA0 to PA7*1	KI0-KI7	014						
PC0	INT0		ON	\wedge	ON		OFF	
PC1	INT1							
PC2	INT2			7/5	2)			
PC3	INT3							
PC6 to PC7	_		-	(771)	_		=	
PF0	- ((\vee)				
PF1	RXD0/1		_					
PF2	CTS0/1 SCLK0/1		ON	4	ON		OFF	
PG0 to PG2*2	<u> </u>	OFF	-	ON upon	=	OFF	=	
PG3 *2	ADTRG	OFF /	ON	port read	ON	OFF	ON	
PJ5 to PJ6		ON		ON	_	ON	_	
PL4 to PL7	(//)	OI4		O14				

ON: The buffer is always turned on. A current flows through the input buffer if the input pin is not driven.

^{*1:} Port having a pull-up/pull-down resistor.

OFF: The buffer is always turned off.

^{*2:} AIN input does not cause a current to flow through the buffer.

Table 3.3.8 Output Buffer State Table (1/2)

				Outp	ut Buffer State			
			When th	e CPU is	t	n HALT mode (I	DLE1/2/STOP)
Port Name	Output Function	Donton		ating)R>=1	<pxd< td=""><td></td></pxd<>	
Fortivallie	Name	During Reset	When used as	When used as	When used as	When used as	When used as	When used as
<u></u>			Function pin	Output pin	Function pin	Output pin	Function pin	Output pin
D0~D7	D0~D7			-		+(()	15	=
P10~P17	D8~D15		ON upon					
P20~P27	D16~D23, KO0~KO7	OFF	external write		OFF	(7/5)		
P30~P37	D24~D31							
P40~P47	A0-A7					15		
P50~P57	A8~A15	ON					OFF.	
P60~P67	A16~A23	ON					OFF	
P70	RD					·	76/ 0	•
P71	WRLL, NDRE	OFF	ON		ON			
P72	$\overline{\text{WRLU}}$, $\overline{\text{NDWE}}$	OFF			//	S ((
P73	EA24	ON				~ ()	((/)	
P74	EA25	ON		7(
P75	R/W	OFF					~	
P76	-	OH	-		_		-	
P80	CS0		(770		
P81	CS1, SDCS			ON		ON		OFF
P82	CS2, CSZA,		4(
1 02	SDCS							
P83	CS3			~		/		
P84	CSZB, WRUL,	ON			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			
	NDOCE CSZC , WRUU,		\bigcap					
P85	ND1CE			(1/			
P86	CSZD , SRULB		A		ON		055	
P87	CSZE , SRUUB)) ON		ON		OFF	
P90	TXD0, I2SCKO			((//				
P91	I2SDO							
P92	SCLK0, I2SWS	OFF		7/				
P93	LGOE0			/				
P94	LGOÈ1							
P95	LGOE2, CLK32KO	○ ON		\				
P96*1	PX	OFF		_	1	_		_
P97	PY			_		_		- <u>-</u>

ON: The buffer is always turned on. OFF: The buffer is always turned off.

-: Not applicable

^{*1}: Port having a pull-up/pull-down resistor.

Table 3.3.9 Output Buffer State Table (2/2)

			· ·	Outp	ut Buffer State						
			When th	ne CPU is	t	n HALT mode (IDLE1/2/STOP	')			
Port	Output	Б.		rating)R>=1	·	R>=0			
Name	Function Name	During	When used	When used	When used	When used	When used	When used			
	1100	Reset	as	as	as	as	as	as			
			Function pin	Output pin	Function pin	Output pin	Function pin	Output pin			
PA3~PA6*1	LD8~LD11			-		4(=			
PC0	TA1OUT		ON		ON		OFF				
PC1	TA3OUT		ON			$(0/\wedge$	Ori				
PC2	TB0OUT0										
PC3	_	OFF	_		- ~		_				
PC6	KO8, LDIV	OH		ON		ON		OFF			
PC7	CSZF , LCP1		ON	ON	ON		OFF	Oll			
PF0	TXD0, TXD1				$\mathcal{A}(\mathcal{A})$	>					
PF1	_		-		1-	· ·	//- V	7			
PF2	SCLK0, SCLK1			(5				
PF7	SDCLK	ON			V/))	O ((
PG2	MX	OFF		_			3///	_			
PG3	MY	011		7(
PJ0	SDRAS, SRLLB						_				
PJ1	SDCAS, SRLUB										
PJ2	SDWE , SRWR	ON	(7/^					
PJ3	SDLLDQM					$Y(\mathcal{O})$					
PJ4	SDLUDQM		40								
PJ5	SDULDQM,										
1 00	NDALE	OFF		~		/					
PJ6	SDUUDQM,	OFF	OiT	OI-F	OH			~//		OFF	
	NDCLE			<							
PJ7	SDCKE		ON ON	ON	ON	ON		OFF			
PK0	LCP0			7/2	3)						
PK1	LLP	ON (//	\bigcirc	7							
PK2	LFR				~						
PK3	LBCD			$(\vee/)$							
PL0~PL3	LD0~LD3	$\bigvee / \bigvee $									
PL4~PL7	LD4~LD7	OFF		2>							
PM1	MLDALM										
PM2	MLDALM , ALARM	N		\supset							
Vo		ON	(7)				IDLE2	/1:ON,			
X2		4	11	_		_		utput "H"			
XT2		^ (/1:ON,			
							STOP: ou	utput "HZ"			

ON: The buffer is always turned on. OFF: The buffer is always turned off.

st1: Port having a pull-up/pull-down resistor.

-: Not applicable

3.4 Interrupts

Interrupts are controlled by the CPU Interrupt mask register <IFF2:0> (bits12 to 14 of the status register) and by the built-in interrupt controller.

The TMP92CH21 has a total of 50 interrupts divided into the following five types:

Interrupts generated by CPU: 9 sources

Software interrupts: 8 sources

Illegal instruction interrupt: 1 source

Internal interrupts: 34 sources

Internal I/O interrupts: 26 sources

Micro DMA transfer end interrupts: 8 sources

External interrupts: 7 sources

Interrupts on external pins (INT0 to INT5, INTKEY)

A fixed individual interrupt vector number is assigned to each interrupt source.

Any one of six levels of priority can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority level of 7, the highest level.

When an interrupt is generated, the interrupt controller sends the priority of that interrupt to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the priority value of the interrupt with the highest priority to the CPU. (The highest priority level is 7, the level used for non-maskable interrupts.)

The CPU compares the interrupt priority level which it receives with the value held in the CPU interrupt mask register <IFF2:0>. If the priority level of the interrupt is greater than or equal to the value in the interrupt mask register, the CPU accepts the interrupt.

However, software interrupts and illegal instruction interrupts generated by the CPU are processed irrespective of the value in <IFF2:0>.

The value in the interrupt mask register <IFF2:0> can be changed using the EI instruction (EI num sets <IFF2:0> to num). For example, the command EI 3 enables the acceptance of all non-maskable interrupts and of maskable interrupts whose priority level, as set in the interrupt controller, is 3 or higher. The commands EI and EI 0 enable the acceptance of all non-maskable interrupts and of maskable interrupts with a priority level of 1 or above (hence both are equivalent to the command EI 1).

The DI instruction (sets <IFF2:0> to 7) is exactly equivalent to the EI 7 instruction. The DI instruction is used to disable all maskable interrupts (since the priority level for maskable interrupts ranges from 1 to 6). The EI instruction takes effect as soon as it is executed.

In addition to the general purpose interrupt processing mode described above, there is also a micro DMA processing mode.

In micro DMA mode the CPU automatically transfers data in one-byte, two-byte or four-byte blocks; this mode allows high speed data transfer to and from internal and external memory and internal I/O ports.

In addition, the TMP92CH21 also has a software start function in which micro DMA processing is requested in software rather than by an interrupt.

Figure 3.4.1 is a flowchart showing overall interrupt processing.




Figure 3.4.1 Interrupt and Micro DMA Processing Sequence

3.4.1 General-purpose Interrupt Processing

When the CPU accepts an interrupt, it usually performs the following sequence of operations. However, in the case of software interrupts and illegal instruction interrupts generated by the CPU, the CPU skips steps (1) and (3), and executes only steps (2), (4) and (5).

(1) The CPU reads the interrupt vector from the interrupt controller.

When more than one interrupt with the same priority level has been generated simultaneously, the interrupt controller generates an interrupt vector in accordance with the default priority and clears the interrupt requests.

(The default priority is determined as follows: the smaller the vector value, the higher the priority.)

- (2) The CPU pushes the program counter (PC) and status register (SR) onto the top of the stack (pointed to by XSP).
- (3) The CPU sets the value of the CPU's interrupt mask register <IFF2:0> to the priority level for the accepted interrupt plus 1. However, if the priority level for the accepted interrupt is 7, the register's value is set to 7.
- (4) The CPU increments the interrupt nesting counter INTNEST by 1.
- (5) The CPU jumps to the address given by adding the contents of address FFFF00H + the interrupt vector, then starts the interrupt processing routine.

On completion of interrupt processing, the RETI instruction is used to return control to the main routine. RETI restores the contents of the program counter and the status register from the stack and decrements the interrupt nesting counter INTNEST by 1.

Non-maskable interrupts cannot be disabled by a user program. Maskable interrupts, however, can be enabled or disabled by a user program. A program can set the priority level for each interrupt source. (A priority level setting of 0 or 7 will disable an interrupt request.)

If an interrupt request is received for an interrupt with a priority level equal to or greater than the value set in the CPU interrupt mask register <IFF2:0>, the CPU will accept the interrupt. The CPU interrupt mask register <IFF2:0> is then set to the value of the priority level for the accepted interrupt plus 1.

If during interrupt processing, an interrupt is generated with a higher priority than the interrupt currently being processed, or if, during the processing of a non-maskable interrupt processing, a non-maskable interrupt request is generated from another source, the CPU will suspend the routine which it is currently executing and accept the new interrupt. When processing of the new interrupt has been completed, the CPU will resume processing of the suspended interrupt.

If the CPU receives another interrupt request while performing processing steps (1) to (5), the new interrupt will be sampled immediately after execution of the first instruction of its interrupt processing routine. Specifying DI as the start instruction disables nesting of maskable interrupts.

A reset initializes the interrupt mask register <IFF2:0> to 111, disabling all maskable interrupts.

Table 3.4.1 shows the TMP92CH21 interrupt vectors and micro DMA start vectors. FFFF00H to FFFFFFH (256 bytes) is designated as the interrupt vector area.

TOSHIBA

Table 3.4.1 TMP92CH21 Interrupt Vectors and Micro DMA Start Vectors

Default Priority	Туре	Interrupt Source and Source of Micro DMA Request	Vector Value	Address Refer to Vector	Micro DMA Start
					Vector
1		Reset or [SWI0] instruction	0000H	FFFF00H	
2		[SWI1] instruction	0004H	FFFF04H	
3		Illegal instruction or [SWI2] instruction	H8000	FFFF08H	
4		[SWI3] instruction	000CH	FFFF0CH	
5	Non-	[SWI4] instruction	0010H	FEFF10H	
6	maskable	[SWI5] instruction	0014H	FFFF14H	
7		[SWI6] instruction	0018H	FFFF18H	
8		[SWI7] instruction	001CH	FFFF1CH	
9		(Reserved)	0020H	FFFF20H	
10		INTWD: Watchdog Timer	0024H	FFFF24H	
-		Micro DMA		-	- (Note1)
11		INT0: INT0 pin input	0028H	FFFF28H	OAH (Note 2)
12		INT1: INT1 pin input	002CH	FFFF2CH	0BH
13		INT2: INT2 pin input	0030H	FFFF30H	0CH
14		INT3: INT3 pin input	0034H	FFFF34H	0DH
15		INT4: INT4 pin input (TSI)	0038H	FFFF38H	0EH
16		INTALM0: ALM0 (8192Hz)	003CH /	FFFF3CH	0FH
17		INTALM1: ALM1 (512 Hz)	0040H	FFFF40H	10H
18		INTALM2: ALM2 (64 Hz)	0044H	PFFF44H	11H
19		INTALM3: ALM3 (2 Hz)	0048H	FFFF48H	12H
20		INTALM4: ALM4 (1 Hz)	004CH	FFFF4CH	13H
21		INTP0: Protect0 (Write to special SFR)	0050H	FFFF50H	14H
22		(Reserved)	0054H	FFFF54H	15H
23		INTTA0: 8-bit timer 0	0058H	FFFF58H	16H
24		INTTA1: 8-bit timer 1	005CH	FFFF5CH	17H
25		INTTA2: 8-bit timer 2	0060H	FFFF60H	18H
26		INTTA3: 8-bit timer 3	0064H	FFFF64H	19H
27		INTTB0: 16-bit timer 0	0068H	FFFF68H	1AH
28		INTTB1: 16-bit timer 0	006CH	FFFF6CH	1BH
29		INTKEY: Key-on wakeup	0070H	FFFF70H	1CH
30	Maskable	INTRTC: RTC (Alarm interrupt)	0074H	FFFF74H	1DH
31		INTTBO0: 16-bit timer 0 (Overflow)	0078H	FFFF78H	1EH
32		INTLCD: LCDC/LP pin	007CH	FFFF7CH	1FH
33		INTRX0: Serial receive (Channel 0)	0080H	FFFF80H	20H (Note 2)
34	>,	INTTX0: Serial transmission (Channel 0)	0084H	FFFF84H	21H
35		INTRX1: Serial receive (Channel 1)	0088H	FFFF88H	22H (Note 2)
36		INTTX1: Serial transmission (Channel 1)	008CH	FFFF8CH	23H
37		(Reserved)	0090H	FFFF90H	24H
38		(Reserved)	0094H	FFFF94H	25H
39		INT5: INT5 pin input	0098H	FFFF98H	26H
40		INTI2S: I ² S (Channel 0)	009CH	FFFF9CH	27H
41		INTNDF0 (NAND flash controller channel 0)	00A0H	FFFFA0H	28H
42		INTNDF1 (NAND flash controller channel 1)	00A4H	FFFFA4H	29H
43		(Reserved)	00A8H	FFFFA8H	2AH
44		(Reserved)	00ACH	FFFFACH	2BH
45		(Reserved)	00B0H	FFFFB0H	2CH
46		(Reserved)	00B4H	FFFFB4H	2DH
47		(Reserved)	00B4H	FFFFB8H	2EH
48		INTUSB: USB	00BCH	FFFFBCH	2FH
49		(Reserved)	00BCH	FFFFC0H	30H
+3		(Reserved)	00C0H	FFFFC4H	31H

Default Priority	Type	Interrupt Source and Source of Micro DMA Request	Vector Value	Address Refer to Vector	Micro DMA Start Vector
51		(Reserved)	00C8H	FFFFC8H	32H
52		INTAD: AD conversion end	00CCH	FFFFCCH	33H
53		INTTC0: Micro DMA end (Channel 0)	00D0H	FFFFD0H	34H
54		INTTC1: Micro DMA end (Channel 1)	00D4H	FFFFD4H	35H
55		INTTC2: Micro DMA end (Channel 2)	00D8H	FFFFD8H	36H
56		INTTC3: Micro DMA end (Channel 3)	00DCH	FFFFDCH	37H
57	Maskable	INTTC4: Micro DMA end (Channel 4)	00E0H	FFFFE0H	38H
58		INTTC5: Micro DMA end (Channel 5)	00E4H	FFFFE4H	39H
59		INTTC6: Micro DMA end (Channel 6)	00E8H	FFFFE8H	3AH
60		INTTC7: Micro DMA end (Channel 7)	00ECH	FFFFECH	3BH
_			00F0H	FFFFF0H	_
to		(Reserved)		: _	to
_			00FCH	FFFFCH	-

Note 1: Micro DMA default priority.

Micro DMA initiation takes priority over other maskable interrupts.



3.4.2 Micro DMA Processing

In addition to general purpose interrupt processing, the TMP92CH21 also includes a micro DMA function. Micro DMA processing for interrupt requests set by micro DMA is performed at the highest priority level for maskable interrupts (level 6), regardless of the priority level of the interrupt source.

Because the micro DMA function is implemented through the CPU, when the CPU is placed in a stand-by state by a Halt instruction, the requirements of the micro DMA will be ignored (pending).

Micro DMA supports 8 channels and can be transferred continuously by specifying the micro DMA burst function as below.

Note: When using the micro DMA transfer end interrupt, always write "1" to bit 7 of SIMC register.

(1) Micro DMA operation

When an interrupt request is generated by an interrupt source specified by the micro DMA start vector register, the micro DMA triggers a micro DMA request to the CPU at interrupt priority level 6 and starts processing the request. The eight micro DMA channels allow micro DMA processing to be set for up to eight types of interrupt at once.

When micro DMA is accepted, the interrupt request flip-flop assigned to that channel is cleared. Data in one-byte, two-byte or four-byte blocks, is automatically transferred at once from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented by 1. If the value of the counter after it has been decremented is not 0, DMA processing ends with no change in the value of the micro DMA start vector register. If the value of the decremented counter is 0, a micro DMA transfer end interrupt (INTTC0 to INTTC7) is sent from the CPU to the interrupt controller. In addition, the micro DMA start vector register is cleared to 0, the next micro DMA operation is disabled and micro DMA processing terminates.

If micro DMA requests are set simultaneously for more than one channel, priority is not based on the interrupt priority level but on the channel number: the lower the channel number, the higher the priority (channel 0 thus has the highest priority and channel 7 the lowest).

If an interrupt request is triggered for the interrupt source in use during the interval between the time at which the micro DMA start vector is cleared and the next setting, general purpose interrupt processing is performed at the interrupt level set. Therefore, if the interrupt is only being used to initiate micro DMA (and not as a general-purpose interrupt), the interrupt level should first be set to 0 (i.e., interrupt requests should be disabled).

If micro DMA and general purpose interrupts are being used together as described above, the level of the interrupt which is being used to initiate micro DMA processing should first be set to a lower value than all the other interrupt levels. (Note) In this case, edge triggered interrupts are the only kinds of general interrupts which can be accepted.

Note: If the priority level of micro DMA is set higher than that of other interrupts, CPU operates as follows. In case INTxxx interrupt is generated first and then INTyyy interrupt is generated between checking "Interrupt specified by micro DMA start vector" (in the Figure 3.4.1) and reading interrupt vector with setting below. The vector shifts to that of INTyyy at the time.

This is because the priority level of INTyyy is higher than that of INTxxx.

In the interrupt routine, CPU reads the vector of INTyyy because cheking of micro DMA has finished. And INTyyy is generated regardless of transfer counter of micro DMA.

INTxxx: level 1 without micro DMA INTyyy: level 6 with micro DMA


Although the control registers used for setting the transfer source and transfer destination addresses are 32 bits wide, this type of register can only output 24-bit addresses. Accordingly, micro DMA can only access 16 Mbytes (the upper eight bits of a 32-bit address are not valid).

Three micro DMA transfer modes are supported: one-byte transfers, two-byte (one-word) transfer and four-byte transfer. After a transfer in any mode, the transfer source and transfer destination addresses will either be incremented or decremented, or will remain unchanged. This simplifies the transfer of data from memory to memory, from I/O to memory, from memory to I/O, and from I/O to I/O. For details of the various transfer modes, see section 3.4.2 (1), detailed description of the transfer mode register.

Since a transfer counter is a 16-bit counter, up to 65536 micro DMA processing operations can be performed per interrupt source (provided that the transfer counter for the source is initially set to 0000H).

Micro DMA processing can be initiated by any one of 34 different interrupts – the 33 interrupts shown in the micro DMA start vectors in Table 3.4.1 and a micro DMA soft start.

Figure 3.4.2 shows a 2-byte transfer carried out using a micro DMA cycle in transfer destination address INC mode (micro DMA transfers are the same in every mode except counter mode). (The conditions for this cycle are as follows: Both source and destination memory are internal RAM and multiples by 4 numbered source and destination addresses.)



Note: In fact, src and dst address are not output to A23 to A0 pins

because they are internal RAM address.

Figure 3.4.2 Timing for Micro DMA Cycle

State (1), (2): Instruction fetch cycle (Prefetches the next instruction code)

State (3): Micro DMA read cycle

State (4): Micro DMA write cycle

State (5): (The same as in state (1), (2))

(2) Soft start function

The TMP92CH21 can initiate micro DMA either with an interrupt or by using the micro DMA soft start function, in which micro DMA is initiated by a write cycle which writes to the register DMAR.

Writing 1 to any bit of the register DMAR causes micro DMA to be performed once. (If write "0" to each bit, micro DMA doesn't operate). On completion of the transfer, the bits of DMAR which support the end channel are automatically cleared to 0.

Only one channel can be set once for DMA request. (Do not write "1" to plural bits.)


When writing again 1 to the DMAR register, check whether the bit is "0" before writing "1". If read "1", micro DMA transfer isn't started yet.

When a burst is specified by the DMAB register, data is transferred continuously from the initiation of micro DMA until the value in the micro DMA transfer counter is 0. If execatee soft start during micro DMA transfer by interrupt source, micro DMA transfer counter doesn't change. Don't use Read-modify-write instruction to avoid writign to other bits by mistake.

Symbol	Name	Address	7	6	5	4	3	2	70/	0
		40011	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3/	DREQ2	DREQ1	DREQ0
DMAR	DMA Request	(Prohibit	R/W							
DIVIAIX			0	0		0	0	9	0	0
				1: DMA request in software						

(3) Transfer control registers

The transfer source address and the transfer destination address are set in the following registers. An instruction of the form LDC cr, r can be used to set these registers.



(4) Detailed description of the transfer mode register

0 0	0	Mode 	DMAM0 to DMAM7

DMAMn[4:0]	Mode Description	Execution
DIVIAWII[4.0]	Wood Description	State Number
0 0 0 z z	Destination INC mode	
	$(DMADn+) \leftarrow (DMASn)$	
	DMACn ← DMACn − 1	5 states
	If DMACn = 0 then INTTCn	
0 0 1 z z	Destination DEC mode	
	$(DMADn-) \leftarrow (DMASn)$	5 states
	DMACn ← DMACn − 1	5 states
	If DMACn = 0 then INTTCn	
0 1 0 z z	Source INC mode	
	$(DMADn) \leftarrow (DMASn+)$	5 states
	DMACn ← DMACn − 1	osiales
	If DMACn = 0 then INTTCn	30
0 1 1 z z	Source DEC mode	
	$(DMADn) \leftarrow (DMASn-)$	5 states
	DMACn ← DMACn – 1	J States
	If DMACn = 0 then INTTCn	
100zz	Source and destination INC mode	
	$(DMADn+) \leftarrow (DMASn+)$	6 states
	DMACn ← DMACn −1	0 States
	If DMACn = 0 then INTTCn	
101zz	Source and destination DEC mode	
	$(DMADn-) \leftarrow (DMASn-)$	6 states
	DMACn ← DMACn → 1	o states
	If DMACn = 0 then INTTCn	
1 1 0 z z	Source and destination Fixed mode	
	(DMADn) ← (DMASn)	5 states
	DMACn ← DMACn – 1	ว วิเลเธิง
4	If DMACn = 0 then INTTCn	
11100	Counter mode	
	DMASn ← DMASn + 1	5 states
$\wedge \wedge$	DMACn ← DMACn – 1	ว วิเลเธิง
	If DMACn = 0 then INTTCn	

ZZ: 00 = 1-byte transfer

01 = 2-byte transfer

10 = 4-byte transfer

11 = (Reserved)

Note1: N stands for the micro DMA channel number (0 to 7)

DMADn+/DMASn+: Post-increment (register value is incremented after transfer)

DMADn-/DMASn-: Post-decrement (register value is decremented after transfer)

"I/O" signifies fixed memory addresses; "memory" signifies incremented or decremented memory addresses.

Note2: The transfer mode register should not be set to any value other than those listed above.

Note3: The execution state number shows number of best case (1-state memory access).

3.4.3 Interrupt Controller Operation

The block diagram in Figure 3.4.3 shows the interrupt circuits. The left hand side of the diagram shows the interrupt controller circuit. The right hand side shows the CPU interrupt request signal circuit and the halt release circuit.

For each of the 52 interrupts channels there is an interrupt request flag (consisting of a flip-flop), an interrupt priority setting register and a micro DMA start vector register. The interrupt request flag latches interrupt requests from the peripherals. The flag is cleared to zero in the following cases: when a reset occurs, when the CPU reads the channel vector of an interrupt it has received, when the CPU receives a micro DMA request (when micro DMA is set), when a micro DMA burst transfer is terminated, and when an instruction that clears the interrupt for that channel is executed (by writing a micro DMA start vector to the INTCLR register).

An interrupt priority can be set independently for each interrupt source by writing the priority to the interrupt priority setting register (e.g., INTE0AD or INTE12). 6 interrupt priorities levels (1 to 6) are provided. Setting an interrupt source's priority level to 0 (or 7) disables interrupt requests from that source. The priority of non-maskable interrupt (watchdog timer interrupts) is fixed at 7. If more than one interrupt request with a given priority level are generated simultaneously, the default priority (the interrupt with the lowest priority or, in other words, the interrupt with the lowest vector value) is used to determine which interrupt request is accepted first.

The 3rd and 7th bit of the interrupt priority setting register indicate the state of the interrupt request flag and thus whether an interrupt request for a given channel has occurred.

If several interrupts are generated simultaneously, the interrupt controller sends the interrupt request for the interrupt with the highest priority and the interrupt's vector address to the CPU. The CPU compares the mask value set in <IFF2:0> of the status register (SR) with the priority level of the requested interrupt; if the latter is higher, the interrupt is accepted. Then the CPU sets SR<IFF2:0> to the priority level of the accepted interrupt + 1. Hence, during processing of the accepted interrupt, new interrupt requests with a priority value equal to or higher than the value set in SR<IFF2:0> (e.g., interrupts with a priority higher than the interrupt being processed) will be accepted.

When interrupt processing has been completed (e.g., after execution of a RETI instruction), the CPU restores to SR<IFF2:0> the priority value which was saved on the stack before the interrupt was generated.

The interrupt controller also includes eight registers which are used to store the micro DMA start vector. Writing the start vector of the interrupt source for the micro DMA processing (see Table 3.4.1), enables the corresponding interrupts to be processed by micro DMA processing. The values must be set in the micro DMA parameter registers (e.g., DMAS and DMAD) prior to micro DMA processing.




Figure 3.4.3 Block Diagram of Interrupt Controller

(1) Interrupt level setting registers

Symbol	Name	Address	7	6	5	4	3	2	1	0
-,			-		AD			IN.		
	INT0 &		IADC	IADM2	IADM1	IADM0	I0C	IOM2	IOM1	IOMO
INTE0AD	INTAD	F0H	R	IADIVIZ	R/W	IADIVIO	R	TOTVIZ	R/W	101010
	enable		0	0	0	0	0 4	0	0	0
	INT1		U	IN.		U	0 (N.		U
			I2C	I2M2	12M1	I2M0	I1C	I1M2	I1M1	I1M0
INTE12	INT2	D0H	R	IZIVIZ	R/W	121010	R	(TIVIZ	R/W	TTIVIO
	enable		0	0	0	0	0	0	0	0
			U	IN.		0)) IN.		U
	INT3 &		I4C	I4M2	14M1	I4M0	13C	13M2	I3M1	I3M0
INTE34	INT4	D1H	R R	141012	R/W	141010	R	ISIVIZ	R/W	ISIVIO
	enable		0	0	0	0	0	0	0	0
			0	INT		0		IN.	\sim	U
	INT5		II2SC	II2SM2	II2SM1	II2SM0	I5C	I5M2	15 15M1	I5M0
INTE5I2S	& INTI2S	EBH	R	IIZSIVIZ	l	11231010	R	IOIVIZ	R/W	ISIVIO
	enable		0	0	R/W		0 \		· ·	0
			U		0	1 6	0 0		TMDA	0
	INTTA0 &		ITA1C	INTTA1 (ITA1M2	IMRA 1) ITA1M1	ITA1M0	ITA0C /	INTTA0 (ITA0M2	ITA0M1	ITAOMO
INTETA01	∝ INTTA1	D4H	R	TTATIVIZ		TIATIVIO	- //	TTAUMZ	R/W	TTAUMU
	enable			0	R/W		R			0
			0	0	0	0	0		0	0
	INTTA2	D5H	ITAOO	INTTA3 (· · · · · ·	ITAOMO	ITA2C	INTTA2 (1	ITA ON 40
INTETA23	& INTTA3		ITA3C	ITA3M2	ITA3M1	ITA3M0		/ITA2M2	ITA2M1	ITA2M0
	enable		R		R/W	\leftarrow	R		R/W	
			0	0	0	0	10	0	0	0
	INTTB0		ITD40	INTTB1 (, , , , , , , , , , , , , , , , , , ,	ITDAMO	(TD00	INTTB0 (ITDOMO
INTETB01	& INTTB1	D8H	ITB1C	ITB1M2	ITB1M1	ITB1M0	TB0C	ITB0M2	ITB0M1	ITB0M0
	enable		R		R/W		R	0	R/W	
	CHADIC		0		0	0	0	0	0	0
	INTTBO0		$(7/\Lambda$	- I	_	7/	ITDOOO	INTT		ITDOOMO
INTETBO0	(Overflow)	DAH		_		-	ITBO0C	ITBO0M2	ITBO0M1	ITBO0M0
	enable	(()]		Neckalin)	R	0	R/W	
				Note: Alwa			0 0 0 0 0 1NTRX0			
	INTRX0		ITVOC	INT		ITX0M0	IRX0C		t	IDVOMO
INTES0	& INTTX0 />	DBH	> ITX0C	ITX0M2	ITX0M1	TT XUIVIU		IRX0M2	IRX0M1	IRX0M0
	enable		R	0	R/W	0	R	0	R/W	0
			0	0	0	0	0	0	0	0
	INTRX1	\	ITV4C	INT ITX1M2	1	ITV4M0	IDV4C	INTI	i .	IDV4M0
INTES1	& INTTX1	DCH	ITX1C R	11 X TIVIZ	ITX1M1 R/W	ITX1M0	IRX1C R	IRX1M2	IRX1M1 R/W	IRX1M0
	enable	\wedge	0	0	0	0	0	0	0	0
			7 10	/		U	U		L	U
	INTUSB	7		_	l	<u> </u>	IUSB0C	INTU IUSBM2	IUSBM1	IUSBM0
INTEUSB	enable	E3H	<u> </u>	_	_	_	R	IUSBIVIZ	R/W	IUSBIVIU
	enable			Noto: Alu	ava verita O		K			
					ays write 0			INITA	0	
	INTALM0 &		IA1C		IA1M1	10.4100	1400	INTA		140140
INTEALM01	INTALM1	E5H		IA1M2		IA1M0	IA0C	IA0M2	IA0M1	IA0M0
	enable		R		R/W	_	R	0	R/W	
			0	0	0	0	0	0	0	0
	INTALM2 &		1420	INTA	1	100040	1400	INTA	i .	14.0840
INTEALM23		E6H	IA3C	IA3M2	IA3M1	IA3M0	IA2C	IA2M2	IA2M1	IA2M0
			R		R/W	_	R		R/W	
				0	0	0	0	0	0	0

Symbol	Name	Address	7	6	5	4	3	2	1	0
				-	_			INTA	ALM4	
INTEALM4	INTALM4	E7H	ı	-	-	-	IA4C	IA4M2	IA4M1	IA4M0
INTEALING	enable						R		R/W	-
				Note: Alwa	ays write 0		0	0	0	0
				-	_			INT	RTC	
INTERTC	INTRTC	E8H	-	-	-	-	IRC	IRM2	IRM1	IRM0
INTERIC	enable	ЕОП					R		R/W	
				Note: Alwa	ays write 0		0	0	0	0
				-	=		^ ((// \INT	KEY	
	INTKEY		-	-	-	-	IKC	IKM2	IKM1	IKM0
INTEKEY	enable	E9H		I	I		R		R/W	l
				Note: Alwa	ays write 0		(0)	P 0	0	0
				-	_			/	LCD	
	INTLCD		=	_	_	- 4	ILCD1C	ILCDM2	ILCDM1	ILCDM0
INTELCD	enable	EAH		<u> </u>	<u> </u>		R		R/W	/
				Note: Alwa	ays write 0	$-(\alpha)$	0	0	0	0
	INTNDF0				NDF1	(V)) ,		NDE0	, ,
	**************************************		IN1C	IN1M2	IN1M1	IN1M0	IN0C	INOM2	INOM1	IN0M0
INTEND01	INTNDF1	F1 ECH	R		R/W	1,41,010	R	7	R/W	11 101110
	enable		0	0	0	0	0	0	0	0
			0	0				_ //	ГР0	U
	INTP0		_			_	IP0C	IP0M2	IP0M1	IP0M0
INTEP0	enable	EEH		.(R) II ONIZ	R/W	11 01010
	CHADIC			Noto: Alive	ays write 0		0	0	0	0
				Note: Aiwa	ays write o		9	ll 0	U	U
			$(\langle \langle \rangle)$) lxxM	2 IxxIV	l1 xxM	0	Fund	ction (Write	e)
				~0	(//0	0	Disabl	es interrupt	requests	-
				0	0	// 1		•	rity level to 1	
		1		0	1	0	Sets in	nterrupt prio	rity level to 2	
		\	\supset	0	1	1	Sets in	nterrupt prior	rity level to 3	
	Interrupt	equest flag		1	0	0	Sets in	nterrupt prior	rity level to 4	
	>	\ \ \		1	0	1	Sets in	nterrupt prio	rity level to 5	
			_	1	1	0	Sets in	nterrupt prio	rity level to 6	
			<	1	1	1	Disabl	es interrupt	requests	
			>/							

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INTTC0			INTTC1	(DMA1)			INTTC0	(DMA0)	
INTETC01	&	F1H	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
INTETCOT	INTTC1	FIR	R		R/W		R		R/W	•
	enable		0	0	0	0	0	⟨0	0	0
	INTTC2			INTTC3	(DMA3)	•		INTTC2	(DMA2)	•
IN ITETOOR	&	Foli	ITC3C	ITC3M2	ITC3M1	ITC3M0	ITC2C	ITC2M2	ITC2M1	ITC2M0
INTETC23	INTTC3	F2H	R		R/W		R)Ř/W	l .
	enable		0	0	0	0	0	0	0	0
	INTTC4			INTTC5	(DMA5)			INTT¢4	(DMA4)	
	1N11C4 &		ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	ITC4M1	ITC4M0
INTETC45	INTTC5	F3H	R		R/W	1	R		R/W	1
	enable		0	0	0	0	0	// o	0	0
			•	INTTC7				INTTC6		
	INTTC6 &		ITC7C	ITC7M2	ITC7M1	ITC7M0	ITC6C	ITC6M2	ITC6M1	ТС6М0
INTETC67	INTTC7	F4H	R		R/W		R		R/W	l
	enable		0	0	0)) 0	◇ 0	0)0	0
			-		_			JINT	- // / \ \	
	INTWD	l F7H	_	_	- /		ITCWD		NO	_
INTWDT	enable				40		R			
				Note: Alwa	ays write 0		0		_	_
					.,,,,,,,,,,		1	1/1		<u> </u>
		·						$\bigcirc)$		
			 			-	\ \\			
						\leftarrow				
))					
					<u> </u>		~			
			((\\	M2 lxx	M1 Jxx	M0	Fur	nction (Wr	rite)
			\		0	0(2)) Disa	bles interrup	t requests	
						0	>	interrupt pri		1
))	0	$1 \rightarrow 0$	Sets	interrupt pri	ority level to	2
		* //			0 (7)	1 \	I Sets	interrupt pri	ority level to	3
	Interrupt i	request flag			<u> </u>			interrupt pri	•	
					1	0 /		interrupt pri		
				1	1			interrupt pri		6
	^	\wedge	*		1	1 ′	1 Disa	bles interrup	t requests	
				^						
				.(7						
				(41						
))	. (-							
			? ((
(,								
//			/./							

(2) External interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			15EDGE	I4EDGE	13EDGE	12EDGE	I1EDGE	I0EDGE	IOLE	_
			W	W	W	W	W	W	R/W	R/W
	Interrupt	F01.1	0	0	0	0	0	0	0	0
IIMC	input		INT5EDGE	INT4EDGE	INT3EDGE	INT2EDGE	INT1EDGE	INTQEDGE	0: INT0	Always write "0"
IIIVIC	mode	(Prohibit RMW)	0: Rising	edge						
	control	TXIVIVV)	1: Falling	mode						
									1.2INTO	
									/ level mode	

*INT0 level enable

0	Edge detect INT
1	"H" level INT

Note 1: Disable INT0 request before changing INT0 pin mode from level sense to edge sense.

Setting example:

DI

LD (IIMC), XXXXXX00B; Switches from level to edge.

LD (INTCLR), 0AH ; Clears interrupt request flag.

NOP ; Wait El execution

NOP

NOP EI

X: Don't care, -: No change.

Note 2: See electrical characteristics in section 4 for external interrupt input pulse width.

Settings of External Interrupt Pin Function

			terrial interrupt first another
Interrupt	Pin Name	Mode	Setting Method
		Rising edge	<i0le>=0, <i0edge>=0</i0edge></i0le>
INT0	PC0	Falling edge	<i0le> = 0, <i0edge> = 1</i0edge></i0le>
		High level	<i0le> = 1</i0le>
INT1	DC1	Rising edge	<itedge> = 0</itedge>
INTI	PC1 Z	Falling edge	<i1edge> = 1</i1edge>
INT2	PC2		<i2edge> = 0</i2edge>
INTZ	PUZ	Falling edge	<i2edge> = 1</i2edge>
INT3	PC3		<i3edge> = 0</i3edge>
11113	3	Falling edge	<l3edge> = 1</l3edge>
INT4	P96		<i4edge> = 0</i4edge>
111114	F 30	Falling edge	<i4edge> = 1</i4edge>
INT5	P97		<i5edge> = 0</i5edge>
11413	F 97	T Falling edge	<i5edge> = 1</i5edge>

(3) SIO receive interrupt control

Symbol	Name	Address	7	6	5	4	3	2	1	0
			_						IR1LE	IR0LE
			W						W	W
	SIO	FELL	0						1	1
SIMC	interrupt	F5H (Prohibit	Always write "0"						0: INTRX1 edge	0: INTRX0 edge
	mode control	RMW)	(Note)						mode	mode
	CONTROL		,						1. INTRX1	1: INTRX0
									level	level
								77/	mode	mode

Note: When using the micro DMA transfer end interrupt, always write "1".

INTRX1 level enable

0	Edge detect INTRX1
1	"H" level INTRX1

INTRX0 rising edge enable

0	Edge detect INTRX0	
1	"H" level INTRX0	

(4) Interrupt request flag clear register

The interrupt request flag is cleared by writing the appropriate micro DMA start vector, as given in Table 3.4.1, to the register INTCLR.

For example, to clear the interrupt flag INTO, perform the following register operation after execution of the DI instruction.

INTCLR \leftarrow 0AH Clears interrupt request flag INT0.

Symbol	Name	Address	7	6	5	4	3	2	> 1	0	
	Interrupt INTCLR clear	====	CLRV7	CLRV6	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0	
INTCLR		F8H	w ((/ /))								
INTOLK	control	(Prohibit RMW)	0	0	0	0	0	O	0	0	
						Interrup	t vector				

(5) Micro DMA start vector registers

These registers assign micro DMA processing to sets which source corresponds to DMA. The interrupt source whose micro DMA start vector value matches the vector set in one of these registers is designated as the micro DMA start source.

When the micro DMA transfer counter value reaches zero, the micro DMA transfer end interrupt corresponding to the channel is sent to the interrupt controller, the micro DMA start vector register is cleared, and the micro DMA start source for the channel is cleared. Therefore, in order for micro DMA processing to continue, the micro DMA start vector register must be set again during processing of the micro DMA transfer end interrupt.

If the same vector is set in the micro DMA start vector registers of more than one channel, the lowest numbered channel takes priority.

Accordingly, if the same vector is set in the micro DMA start vector registers for two different channels, the interrupt generated on the lower numbered channel is executed until micro DMA transfer is complete. If the micro DMA start vector for this channel has not been set in the channel's micro DMA start vector register again, micro DMA transfer for the higher-numbered channel will be commenced. (This process is known as micro DMA chaining.)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	DIAGO				DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA0	100H				l .	R/	W	l .	l .
DIVIAUV	start vector	100H			0	0	0	0	0	0
	Vector					•	DMA0 sta	art vector	•	•
	DMAA				DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA1 start	101H					R/	W (
DIVIATV	vector	10111			0	0	0	0) 0	0
	100101						DMA1 st	art vector		
	DMA2				DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	start	102H					R	W		
DIVIAZV	vector	10211			0	0	(0)	> 0	0	0
							DMA2 st	art vector		
	DMA3				DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	start	103H			R/W					
DIVINOV	vector				0	0	<u></u> 0	0	0	0
						$(\vee/)$	DMA3 st	art vector		
	DMA4				DMA4V5	DMA4V4	DMA4V3	DMA4V2	DMA4V1	DMA4V0
DMA4V	start	104H			2			W		
	vector	10411			0	0	0 ((0)	0	0
						· ·		art vector	ı	ı
	DMA5				DMA5V5	DMA5V4	DMA5V3	DMA5V2	DMA5V1	DMA5V0
DMA5V	start	105H		4			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		 	
	vector				0>	0/	0	0	0	0
								art vector		
	DMA6				DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
DMA6V	start	106H	\rightarrow		/			W .	T	T
	vector		\rightarrow		0	0	0	0	0	0
<u> </u>			\sim	\mathcal{I}	\ 		1	art vector	··	5.44 =3:-
	DMA7		\mathcal{A}		DMA7V5	DMA7V4	DMA7V3	DMA7V2	DMA7V1	DMA7V0
DMA7V	start	107H				\rightarrow		W -		
	vector			- A	(0//	0	0	0	0	0
			7			/	DMA7 st	art vector		

(6) Specification of a micro DMA burst

Specifying the micro DMA burst function causes micro DMA transfer, once started, to continue until the value in the transfer counter register reaches zero. Setting any of the bits in the register DMAB which correspond to a micro DMA channel (as shown below) to 1 specifies that any micro DMA transfer on that channel will be a burst transfer.

Symbol	Name	Address	7	6	5	4	3	(2	> 1	0		
	DMA burst	108H	DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBST0		
DMAB			R/W (//									
DIVIAB			0	0	0	0	0		0	0		
						1: DMA bu	rst request					

(7) Notes

The instruction execution unit and the bus interface unit in this CPU operate independently. Therefore, immediately before an interrupt is generated, if the CPU fetches an instruction which clears the corresponding interrupt request flag, the CPU may execute this instruction in between accepting the interrupt and reading the interrupt vector. In this case, the CPU will read the default vector 0004H and jump to interrupt vector address FFFF04H.

To avoid this, an instruction which clears an interrupt request flag should always be placed after a DI instruction. And in the case of setting an interrupt enable again by EI instruction after the execution of clearing instruction, execute EI instruction after clearing and more than 3-instructions (e.g., "NOP" × 3 times).

If it placed EI instruction without waiting NOP instruction after execution of clearing instruction, interrupt will be enabled before request flag is cleared.

In the case of changing the value of the interrupt mask register <IFF2:0> by execution of POP SR instruction, disable an interrupt by DI instruction before execution of POP SR instruction.

In addition, please note that the following two circuits are exceptional and demand special attention.

INTO level mode	In level mode INT0 is not an edge triggered interrupt. Hence, in level mode the interrupt request flip-flop for INT0 does not function. The peripheral interrupt request passes through the S input of the flip-flop and becomes the Q output. If the interrupt input mode is changed from edge mode to level mode, the interrupt request flag is cleared automatically.
	If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1, INTO must then be held at 1 until the interrupt response sequence has been completed. If INTO is set to level mode so as to release a halt state, INTO must be held at 1 from the time INTO changes from 0 to 1 until the halt state is released. (Hence, it is
	necessary to ensure that input noise is not interpreted as a 0, causing INTO to revert to 0 before the halt state has been released.) When the mode changes from level mode to edge mode, interrupt request flags which were set in level mode will not be cleared. Interrupt request flags must be cleared using the following sequence.
	LD (IIMC), 00H ; Switches from level to edge. LD (INTCLR), 0AH ; Clears interrupt request flag.
	NOP ; Wait EI execution NOP NOP EI
INTRX	In level mode (the register SIMC <irxle> set to "0"), the interrupt request flip-flop can only be cleared by a reset or by reading the serial channel receive buffer. It cannot be cleared by writing INTCLR register.</irxle>
,	

Note: The following instructions or pin input state changes are equivalent to instructions which clear the interrupt request flag.

INTO: Instructions which switch to level mode after an interrupt request has been generated in edge mode.

The pin input changes from high to low after an interrupt request has been generated in level mode. ("H" \rightarrow "L")

INTRX: Instructions which read the receive buffer.

INTRX: Instructions which read the receive buffer.

3.5 Function of Ports

The TMP92CH21 I/O port pins are shown in Table 3.5.1 and Table 3.5.2. In addition to functioning as general-purpose I/O ports, these pins are also used by the internal CPU and I/O functions. Table 3.5.3 to Table 3.5.5 list the I/O registers and their specifications.

Table 3.5.1 Port Functions (1/2)

(R: PD = with programmable pull-down resistor, U = with pull-up resistor)

		Number	nable pull	down ie	esistor, U = with pu	ii-up resistory
Port Name	Pin Name	of Pins	I/O	R	I/O Setting	Pin Name for Built-in Function
Port 1	P10 to P17	8	I/O	_	Bit 🔷	D8 to D15
Port 2	P20 to P27	8	I/O	-	Bit	D16 to D23, KO0 to KO7
Port 3	P30 to P37	8	I/O	_	Bit	D24 to D31
Port 4	P40 to P47	8	Output	_	(Fixed)	A0 to A7
Port 5	P50 to P57	8	Output	_	(Fixed)	A8 to A15
Port 6	P60 to P67	8	I/O	_	Bit	A16 to A23
Port 7	P70	1	Output	_	(Fixed)	RD
	P71	1	I/O	_	(Bit	WRLL, NDRE
	P72	1	I/O	_	Bit	WRLU , NDWE
	P73	1	Output	_ ((Fixed)	EA24
	P74	1	Output	-	(Fixed)	EA25
	P75	1	I/O	4	Bit	R/W, NDR/B
	P76	1	1/0 /		Bit	WAIT
Port 8	P80	1	Output		(Fixed)	CSO
	P81	1	Output		(Fixed)	CS1, SDCS
	P82	1	Output		(Fixed)	CS2, CSZA, SDCS
	P83	1 /	Output	> −	(Fixed)	C\$3
	P84	1 (Output	_	(Fixed)	CSZB , WRUL , ND0CE
	P85	1	Output	-	(Fixed)	CSZC, WRUU, ND1CE
	P86	10	Output	_	(Fixed)	CSZD, SRULB
	P87	1	Output	_	(Fixed)	CSZE, SRUUB
Port 9	P90		I/O	- ^	Bit	TXD0, I2SCKO
	P91	((//1))	I/O		Bit	RXD0, I2SDO
	P92	7	I/O	(7)	Bit	SCLK0, CTS0, I2SWS
	P93	7	0	$\backslash \lor /$)) Bit	LGOE0
	P94	7	1/0	-	Bit	LGOE1
	P95	1 (Output	7-/	(Fixed)	LGOE2, CLK32KO
	P96	1	Input	PD	(Fixed)	INT4, PX
	P97	1	Input	> -	(Fixed)	INT5, PY
Port A	PA0 to PA2	3 />	Input	U	(Fixed)	KI0 to KI2
	PA3 to PA6	4	I/O	U	Bit	LD8 to LD11, KI3 to KI6
	PA7	1	Input	U	(Fixed)	KI7
Port C	PC0		\/O	-	Bit	INTO, TA1OUT
	PC1 (($\sqrt{1}$	I/O	-	Bit	INT1, TA3OUT
	PC2		I/O	_	Bit	INT2, TB0OUT0
	PC3	1	I/O	-	Bit	INT3
	PC6	Y	I/O	-	Bit	KO8, LDIV
	PC7	1	I/O	-	Bit	CSZF , LCP1
Port F	PF0	1	I/O	_	Bit	TXD0, TXD1
	PF1	1	I/O	_	Bit	RXD0, RXD1
	PF2	1	I/O	-	Bit	SCLK0, CTS0, SCLK1, CTS1
	PF7	1	Output	_	(Fixed)	SDCLK

Table 3.5.2 Port Functions (2/2)

(R: PD = with programmable pull-down resistor, U = with pull-up resistor)

Port Name	Pin Name	Number of Pins	I/O	R	I/O Setting	Pin Name for Built-in Function
Port G	PG0 to PG1	2	Input	-	(Fixed)	AN0 to AN1
	PG2	1	Input	Ī	(Fixed)	AN2, MX
	PG3	1	Input	1	(Fixed)	AN3, ADTRG, MY
Port J	PJ0	1	Output	1	(Fixed)	SDRAS, SRLLB
	PJ1	1	Output	1	(Fixed)	SDCAS, SRLUB
	PJ2	1	Output	-	(Fixed)	SDWE, SRWR
	PJ3	1	Output	-	(Fixed)	SDLLDQM
	PJ4	1	Output	-	(Fixed)	SDLUDQM
	PJ5	1	I/O	-	Bit	SDULDQM, NDALE
	PJ6	1	I/O	-	Bit	SDUUDQM, NDCLE
	PJ7	1	Output	-	(Fixed)	SDCKE
Port K	PK0	1	Output	-	(Fixed)	LCP0
	PK1	1	Output	-	(Fixed)	JLP .
	PK2	1	Output	-	(Fixed)	LFR
	PK3	1	Output	-	(Fixed)	LBCD
Port L	PL0 to PL3	4	Output	1	(Fixed)	LD0 to LD3
	PL4 to PL7	4	I/O	- /	Bit	LD4 to LD7
Port M	PM1	1	Output	4	(Fixed)	MLDALM
	PM2	1	Output		(Fixed)	ALARM, MLDALM

Table 3.5.3 I/O Registers and Specifications (1/3)

X: Don't care

						Don't care
Port	Pin Name	Specification		I/O Re	egister	
1 011	1 III Namo	oposition 1	Pn	PnCR	PnFC	PnFC2
Port 1	P10 to P17	Input port	Х	0	0	
		Output port	Х	4	0	None
		D8 to D15 bus	Х	X	1	
Port 2	P20 to P27	Input port	Х	0	0	0
		Output port	Х	1	<u></u>	0
		D16 to D23 bus	X	(/x/\	1	0
		KO0 to KO7	X	(T)	0	1
Port 3	P30 to P37	Input port	X	Q	0	
		Output port	X	J) 1	0	None
		D24 to D31 bus	X	Х	1	
Port 4	P40 to P47	Output port	X		0/(
		A0 to A7 output	×	None	121	None
Port 5	P50 to P57	Output port	X	^ ((0)	
		A8 to A15 output	×	None	74/	None
Port 6	P60 to P67	Input port	Х	0	700	
		Output port	Х	(1/	0	None
		A16 to A23 output	X	X	1	
Port 7	P71 to P72	The service scapes		7//	1	
	P75 to P76	Input port	X/V	()0)	0	
	P70 to P76	Output port	X	1	0	
	P70	RD output	x	None	1	
	P71	WRLL output	1//	1	1	
		NDRE output	0	1	1	
	P72	WRLU output	1	1	1	None
		NDWE output	0	1	1	
	P73	EA24 output	Х		1	
	P74	EA25 output	Х	None	1	
	P/75	R/W output	Х	1	1	
		NDR/B input	Х	0	1	
	P76	WAIT input	Х	0	1	
Port 8	P80 to P87	Output Port	Х		0	0
	P80	CS0 output	Х		1	0
4	P81	CS1 output	X		1	0
		SDCS output	Х		Х	1
	P82	CS2 output	Х		1	0
		CSZA Output	Х]	0	1
		SDCS output	Х	1	1	1
	P83	CS3 output	Х		1	0
	P84	CSZB output	X	None	1	0
		WRUL output	X	4	0	1
	Doc	ND0CE output	X	-	1	1
	P85	CSZC output	X	1	1	0
		WRUU output ND1CE output	X	-	1	1
	P86	CSZD output	X	1	1	0
	. 00	SRULB output	X	†	X	1
	P87	CSZE output	X	1	1	0
		SRUUB output	X	1	X	1
			1	1		1

Table 3.5.4 I/O Registers and Specifications (2/3)

X: Don't care

	I/O Register							
Port	Pin Name	Specification		I/O Re	egister			
. 5	1 (41110		Pn	PnCR	PnFC	PnFC2		
Port 9	P90 to P94, P96 to P97	Input port	Х	0	0	0		
	P90 to P94	Output port	Х	1	0	0		
	P95	Output port	Х	d (0	0		
	P90	TXD0 output	Х	1		0		
		I2SCKO output	X	70	1	0		
		TXD0 output (Open drain)	X	(4)	1	1		
	P91	RXD0 input	X	0	0			
		I2SDO output	X) / 0	1			
	P92	SCLK0 output	X	1	1_			
		I2SWS output	X	0	<u>/1</u> (
		SCLK0, CTS0 input (Note1)	×	0	20	,		
	P93	LGOE0 output	X	<u></u> ∧0 (None		
	P94	LGOE1 output	X	0/	74//))		
	P95	LGOE2 output	X	0	10			
		CLK32KO output	X	(1/	0			
	P96	INT4 input	X	None	1			
	P97	INT5 input	X	None	1			
Port A	PA0 to PA7	Input port	X	0	0			
		KI0 to KI7 input	X	0	1	None		
	PA3 to PA6	LD8 to LD11 output	x	1	0	None		
Port C	PC0 to PC3	Input port	×	0	0			
	PC6 to PC7	Output port	×	1	0	None		
	PC0	INT0 input	Х	0	1			
		TA1OUT output	X	1	1	None		
	PC1	INT1 input	Х	0	1	None		
		TA3OUT output	Х	1	1	INOTIC		
	PC2	INT2 input	Х	0	1	None		
		TB0OUT0 output	Х	1	1	None		
	PC3	INT3 input	Х	0	1			
	PC6	LDIV output	Х	1	1			
	<u>/</u>	KO8 output (Open drain)	X	0	1	None		
7	PC7	LCP1 output	X	1	1			
Daw F	DE0 44 DE0	CSZF output	X	0	1	0		
Port F	PF0 to PF2	Input port	X	0	0	0		
	PF0 to PF2, PF7	Output port	X	1	0			
	PF0	TXD0 output	Х	1	1	0		
	7	TXD1 output	Х	0	1	0		
	*	TXD0/TXD1 output (Open drain)	Х	1/0	1	1		
	PF1	RXD0 input	Х	0	0			
		RXD1 input	Х	0	0			
	PF2	SCLK0 output	Х	1	1			
		SCLK1 output	Х	0	1	None		
		SCLK0, CTS0 input	X	0	0			
		SCLK1, CTS1 input	X	0	0			
	PF7	SDCLK output	X	None	1			

Note: To use P92-pin as SCLK0 input or $\overline{\text{CTS0}}$ input, set "1" to PF<PF2>

Table 3.5.5 I/O Registers and Specifications (3/3)


X: Don't care

Port	Pin Name	Specification		I/O Re	egister	
FUIL	FIII Naille	эреспісаціон	Pn	PnCR	PnFC	PnFC2
Port G	PG0 to PG3	Input port				
		AN0 to AN3 input				
	PG3	ADTRG input	Х	None	None	None
	PG2	MX output		((
	PG3	MY output				
Port J	PJ0 to PJ7	Output port	Х	(17)/	0	
	PJ5 to PJ6	Input port	X	(0/)) 0	
	PJ0	SDRAS, SRLLB output	X		1	
	PJ1	SDCAS, SRLUB output	x ((15	1	
	PJ2	SDWE, SRWR output	X	None	1	
	PJ3	SDLLDQM output	X		1(None
	PJ4	SDLUDQM output	1	~	1	Ivone
	PJ5	SDULDQM output	7),1	1	4	
		NDALE output	()0)	⟨1⟩	(\bigcirc)	
	PJ6	SDUUDQM output	\bigcirc 1	1 🔷	1/))
		NDCLE output	0	1	10	
	PJ7	SDCKE output	Х	None	Y	
Port K	PK0 to PK3	Output port	Х	~~	// 0	
	PK0	LCP0 output	Χ /	77/	1	
	PK1	LLP output	X	None	1	None
	PK2	LFR output	X		1	
	PK3	LBCD output	(x)		1	
Port L	PL4 to PL7	Input Port	X	0	0	
	PL0 to PL7	Output Port	X	1	0	None
	PL0 to PL7	LD0 to LD7 output	Х	1	1	
Port M	PM1 to PM2	Output Port	X		0	
	PM1	MLDALM output		None	1	None
	PM2	MLDALM output	0	INUITE	1	- None
		ALARM output	1		1	

3.5.1 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P1CR and function register P1FC.

In addition to functioning as a general-purpose I/O port, port1 can also function as a data bus (D8 to D15).



Port 1 register

P1 (0004H)

	7	6	5	4	3	2	1	0				
Bit symbol	P17	P16	P15	P14	P13	P12	P11	P10				
Read/Write		R/W										
Reset State		Data from external port (Output latch register is cleared to "0")										

Port 1 Control register

P1CR (0006H)

	7	6	5	4	3	(2)	1	0			
Bit symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C			
Read/Write	W										
Reset State	0	0	0	0	0 () 10	0	0			
Function	0: Input 1: Output										

Port 1 Function register

P1FC (0007H)

				0 /				
	7	6	5	4 ((7/ /3	_2 (0
Bit symbol					3	VA.	76497	P1F
Read/Write				\mathcal{H}			TU	W
Reset State						44	/	0/1 Note 2
Function				(// \				0: Port
						770		1: Data bus (D8 to D15)
					\ \	(/))		(D0 t0 D 13)

Port 1 Drive register

P1DR (0081H)

	7	6	5	4	3	2	1	0				
Bit symbol	P17D	P16D	P15D	P14D	P13D	P12D	P11D	P10D				
Read/Write		W										
Reset State	1	1	J) 1		1	1	1	1				
Function		Input/Output buffer drive register for standby mode										

Note1:Read-modify-write is prohibited for P1CR and P1FC.

Note2: It is set to "Port" or "Data bus" by AM pin setting.

Figure 3.5.2 Register for Port 1

3.5.2 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P2CR and function register P2FC.

In addition to functioning as a general-purpose I/O port, port 2 can also function either as a data bus (D16 to D23) or keyboard interface pin KO0 to KO7 which can be set to open-drain output buffer.

AM1	AM0	Function Setting after Reset is Released
0	0	Don't use this setting
0	1	Input port
1	0	Data bus (D16 to D23)
1	1	Input port




Figure 3.5,3 Port 2

Port 2 register

P2 (0008H)

	7	6	5	4	3	2	1	0			
Bit symbol	P27	P26	P25	P24	P23	P22	P21	P20			
Read/Write		RW									
Reset State		Data from external port (Output latch register is cleared to "0")									

Port 2 Control register

P2CR (000AH)

	7	6	5	4	3	2)>1	0			
Bit symbol	P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C			
Read/Write	w \ (7/\lambda										
Reset State	0	0	0	0	0		0	0			
Function	0: Input 1: Output										

Port 2 Function register

P2FC (000BH)

	7	6	5	4	3	2	21	O
Bit symbol				7		7	7	P2F
Read/Write				7	otin	H	f F	W
Reset State Note 2				H				0/1
Function					~			0: Port
								1: Data bus
						77^		(D16to D23)

Port 2 Function register 2

P2FC2 (0009H)

	7	6	5	4	3	2	1	0	
Bit symbol	P27F2	P26F2	P25F2	P24F2	P23F2/	P22F2	P21F2	P20F2	
Read/Write	W								
Reset State	0	0 (() 0	0	0	0	0	0	
Function	0: CMOS output 1: Open-drain output								

Port 2 Drive register

P2DR (0082H)

	<7//	6	5	(4)	3	2	1	0
Bit symbol	P27D	P26D	P25D	P24D	P23D	P22D	P21D	P20D
Read/Write			W					
Reset State	^ 1	1	1	1	1	1	1	1
Function Input/Output buffer drive register for standby mode								

Note 1: Read-modify-write instruction is prohibited for P2CR, P2FC and P2FC2.


Note 2: It is set to "Port" or "Data bus" by AM pin setting.

Figure 3.5.4 Register for Port 2

3.5.3 Port 3 (P30 to P37)

Port 3 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P3CR and function register P3FC.

In addition to functioning as a general-purpose I/O port, port 3 can also function as a data bus (D24 to D31).



Port 3 register

P3 (000CH)

	7	6	5	4	3	2	1	0	
Bit symbol	P37	P36	P35	P34	P33	P32	P31	P30	
Read/Write		R/W							
Reset State		Data from external port (Output latch register is cleared to "0")							

Port 3 Control register

P3CR (000EH)

	7	6	5	4	3	2)>1	0		
Bit symbol	P37C	P36C	P35C	P34C	P33C	P32C	P31C	P30C		
Read/Write				V	V _	$((7/\langle \cdot \rangle)$				
Reset State	0	0	0	0	0		0	0		
Function		0: Input 1: Output								

Port 3 Function register

P3FC (000FH)

	7	6	5	4	(3)	2	77	O
Bit symbol				4	7/\-	- /	5-0	P3F
Read/Write				7	(/))	\W\ (W
Reset State					0	0	20//	0/1 Note 2
Function				7(//	A	lways write "C	,,,	0: Port
					*	$(C_{\widehat{\wedge}})$	/	1: Data bus
							/	(D24 to D31)

Port 3 Drive register

P3DR (0083H)

	7	6	5	→ 4 /	3	2	1	0		
Bit symbol	P37D	P36D	P35D	P34D	P33D	P32D	P31D	P30D		
Read/Write		() w								
Reset State	1	1)	1 _	1	1	1	1		
Function		Input/Output buffer drive register for standby mode								

Note 1: Read-modify-write instruction is prohibited for P3CR, P3FC and P3FC2.


Note 2: It is set to "Port" or "Data bus" by AM pin setting.

Figure 3.5.6 Register for Port 3

3.5.4 Port 4 (P40 to P47)

Port 4 is an 8-bit general-purpose output port.

In addition to functioning as a general-purpose output port, port 4 can also function as an address bus (A0 to A7).



Port 4 register

P4 (0010H)

	7	6	5	4	3	2	1	0
Bit symbol	P47	P46	P45	P44	P43	P42	P41	P40
Read/Write				R/	W	^		
Reset State	0	0	0	0	0	0	0	0

Port 4 Function register

P4FC (0013H)

							<i></i>	
	7	6	5	4	3	(2)	1	0
Bit symbol	P47F	P46F	P45F	P44F	P43F	P42F	P41F	P40F
Read/Write				V	v Č			
Reset State	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
Note 2	0/1	0/1	0/1	0/1	0/1)	0/1	0/1
Function	0: Port 1: Address bus (A0 to A7)							

Port 4 Drive register

P4DR (0084H)

				9 / / \					
	7	6	5	4 3	2	7/1)	0		
Bit symbol	P47D	P46D	P45D	P44D P43E	P42D	P41D	P40D		
Read/Write				W					
Reset State	1	1	1	1	1	1	1		
Function		Input/Output buffer drive register for standby mode							

Note 1: Read-modify-write is prohibited for P4FC.

Note 2: It is set to "Port" or "Address bus" by AM pin setting.


Figure 3.5.8 Register for Port 4



3.5.5 Port 5 (P50 to P57)

Port 5 is an 8-bit general-purpose output port.

In addition to functioning as a general-purpose I/O port, port 5 can also function as an address bus (A8 to A15).



Port 5 register

P5 (0014H)

	7	6	5	4	3	2	1	0
Bit symbol	P57	P56	P55	P54	P53	P52	P51	P50
Read/Write				R/	W			
Reset State	0	0	0	0	0	Q	0	0

Port 5 Function register

P5FC (0017H)

	7	6	5	4	3	2	<u>)</u> 1	0
Bit symbol	P57F	P56F	P55F	P54F	P53F	P52F	P51F	P50F
Read/Write				V	v //			
Reset State	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
Note 2	0/1	0/1	0/1	0/ 1	0/1) 0/,1	0/1	0/1
Function			0: P	ort 1: Addres	s bus (A8 to A	A15)		

Port 5 Drive register

P5DR (0085H)

				-					
	7	6	5	4 ((//3	2 ()1	0			
Bit symbol	P57D	P56D	P55D	P54D P53D	P52D P51D	P50D			
Read/Write				W					
Reset State	1	1	1	1	1	1			
Function		Input/Output buffer drive register for standby mode							

Note 1: Read-modify-write is prohibited for P5FC.

Note 2: It is set to "Port" or "Address bus" by AM pin setting.


Figure 3.5.10 Register for Port 5



3.5.6 Port 6 (P60 to P67)

Port 6 is an 8-bit general-purpose I/O port. Bits can be individually set as either inputs or outputs by control register P6CR and function register P6FC.

In addition to functioning as a general-purpose I/O port, port 6 can also function as an address bus (A16 to A23).



Port 6 register

P6 (0018H)

	7	6	5	4	3	2	1	0		
Bit symbol	P67	P66	P65	P64	P63	P62	P61	P60		
Read/Write		R/W								
Reset State		Data from external port (Output latch register is cleared to "0")								

Port 6 Control register

P6CR (001AH)

	7	6	5	4	3	2	1	0
Bit symbol	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
Read/Write		W						
Reset State	0	0	0	0	0 (9	0	0
Function	•	0: Input 1: Output						

Port 6 Function register

P6FC (001BH)

	7	6	5	4 (7/<3	2 1	0
Bit symbol	P67F	P66F	P65F	P64F P63F	P62F P61F	P60F
Read/Write				W		
Reset State	0/1	0/1	0/1	0/1 0/1	0/1 0/1	0/1
Note 2	0/1	0/1	0/1	0/1	0/1	0/1
Function	0: Port 1: Address bus (A16 to A23)					

Port 6 Drive register

P6DR (0086H)

	7	6	5	4	3	2	1	0
Bit symbol	P67D	P66D	P65D	P64D	P63D	P62D	P61D	P60D
Read/Write				_ V	V			
Reset State	1	1((1	1	1	1	1	1
Function			Input/Output	t buffer drive r	egister for sta	ndby mode		

Note 1: Read-modify-write is prohibited for P6CR and P6FC.

Note 2: It is set to "Port" or "Address bus" by AM pin setting.

Figure 3.5.12 Register for Port 6


3.5.7 Port 7 (P70 to P76)


Port 7 is a 7-bit general-purpose I/O port (P70, P73 and P74 are used for output only).

Bits can be individually set as either inputs or outputs by control register P7CR and function register P7FC.

In addition to functioning as a general purpose I/O port, P70 to P76 pins can also function as interface pins for external memory.

A reset initializes P70, P73 and P74 pins to output port mode, and P71, P72, P75 and P76 pin to input port mode.





				Port 7	register				
		7	6	5	4	3	2	1	0
P7	Bit symbol		P76	P75	P74	P73	P72	P71	P70
(001CH)	Read/Write			•		R/W			
	Reset State		(Output late	external port ch register is o "1")	0	0	Data from ex (Output latch set to	register is	1
				Port 7 Co	ntrol regi	ister)>	
		7	6	5	4	3	(2)	1	0
P7CR	Bit symbol		P76C	P75C			(P72C)	P71C	
(001EH)	Read/Write		١	N			W	l	
	Reset State		0	0			0	0	
	Function		0: Input port, WAIT	0: Input port, NDR/B			Refer to follo	owing table	
			1:Output port	1:Output port, R/ W			\rightarrow	2	\supset
				Port 7 Fun	ction reg	ister 🔷	_ ((2	
		7	6	5	4	3	2	Z(1))	0
P7FC	Bit symbol		P76F	P75F	P74F	P73F	P72F	P71F	P70F
(001FH)	Read/Write				4	W		~	
	Reset State		0	0	0	0	0//	0	0/1 Note 2
	Function		Refer to foll	owing table	0: port 1: EA25	0: port 1: EA24	Refer to follo	wing table	0: port 1: RD
				Port 7 Di	rive regis	ster			
		7	6	5	4	3	2	1	0
P7DR	Bit symbol		P76D	P75D	P94D	P73D	P72D	P71D	P70D
(0087H)	Read/Write			, _	<	R/W			
	Reset State		1))1	1_	1	1	1	1
	Function			Input	Output but	ffer drive registe	er for standby m	ode	
		P72 Setting	1 ((// \$)			P71 Setting			
		<p72f></p72f>	C> 0			<p71c></p71c>	0	1	
		0	Input po	ort Outpu	ut port	0	Input port	Output po	ort
			> <	NDWE (NDRE outp	
	^/	5 1	(Reserve	ed) (at <p72< td=""><td></td><td>1</td><td>(Reserved)</td><td>at (<p71> = WRLL outp</p71></td><td></td></p72<>		1	(Reserved)	at (<p71> = WRLL outp</p71>	
	7/		_	(at <p7< td=""><td></td><td></td><td></td><td>(at <p71> =</p71></td><td></td></p7<>				(at <p71> =</p71>	
		P76 Setting				P75 Setting			
<		<p766< td=""><td>C> 0</td><td></td><td>1</td><td><p75c></p75c></td><td>0</td><td>1</td><td></td></p766<>	C> 0		1	<p75c></p75c>	0	1	
		0(Input po	ort Outpu	ıt port	0	Input port	Output po	ort
/2		1	WAIT in	put (Rese	erved)	1	NDR/B input	R/W outp	out

Note 1: Read-modify-write is prohibited for P7CR and P7FC.

Note 2: It is set to "Port" or " $\overline{\text{RD}}$ " by AM pin setting.

Note 3: When $\overline{\text{NDRE}}$ and $\overline{\text{NDWE}}$ are used, set registers in the following order to avoid outputting a negative glitch.

Order	Register	Bit2	Bit1
(1)	P7	0	0
(2)	P7FC	1	1
(3)	P7CR	1	1

Figure 3.5.15 Register for Port 7

3.5.8 Port 8 (P80 to P87)

Ports 80 to 87 are 8-bit output ports. Resetting sets the output latch of P82 to "0" and the output latches of P80 to P81, P83 to P87 to "1".

Port 8 can also be set to function as an interface pin for external memory using function register P8FC.

Writing "1" in the corresponding bit of P8FC and P8FC2 enables the respective functions. Resetting <P80F> to <P87F> of P8FC to "0" and P8FC2 to "0", sets all bits to output ports.

Port 82 Initial State

AM1	AM0	Function Setting after Reset is Released
0	0	Don't use this setting
0	1	"0" Output port
1	0	"0" Output port
1	1	"1" Output port




Figure 3.5.16 Port 8

Port 8 Register

P8 (0020H)

	7	6	5	4	3	2	1	0
Bit symbol	P87	P86	P85	P84	P83	P82	P81	P80
Read/Write				R/\	W			
Reset State	1	1	1	1	1	0/1 Note2	1	1

Port 8 Function Register

P8FC (0023H)

	7	6	5	4	3	2	1	0
Bit symbol	P87F	P86F	P85F	P84F	P83F	P82F	P81F	P80F
Read/Write				V	I			
Reset State	0	0	0	0	0	7 /0\	0	0
Function	0: Port 1: CSZE	0: Port 1: CSZD	Refer to following table	Refer to following table	0: Port 1: CS3	Refer to following table	0: Port 1: CS1	0: Port 1: CS0

Port 8 Function Register 2

P8FC2 (0021H)

	7	6	5	4 <	3	2		0
Bit symbol	P87F2	P86F2	P85F2	P84F2	P83F2	P82F2	P81F2	P80F2
Read/Write				(())		A (C		
Reset State	0	0	0	0	<i>)</i> / 0	0	(//0))	0
Function	0: <p87f> 1: SRUUB</p87f>	0: <p86f> 1: SRULB</p86f>	Refer to following table	Refer to following table	Always write "0"	Refer to table below	0: <p81f> 1: SDCS</p81f>	Always write "0"

Port 8 Drive Register

P8DR (0088H)

	7	6	5	> 4	3 (//	/	1	0
Bit symbol	P87D	P86D	P85D	P84D	P83D	P82D	P81D	P80D
Read/Write				(R/	w \\			
Reset State	1	1 (1	1	1))	1	1	1
Function			Input/Output b	ouffer drive	register for sta	ndby mode		·

P85 Setting	J
<p85f></p85f>	

<P85F2

0

0 1
Output port CSZC output

WRUU output ND1CE output

P64 Setting		
<p84f></p84f>	7	
	0	1
<p84f2></p84f2>	(\bigcap)	
0 <	Output port	CSZB output
1	WRUL output	ND0CE output
	_	

	P82 Setting		
	<p82f></p82f>	0	1
Ш	<p82f2></p82f2>		
	0	Output port	CS2 output
	1	CSZA output	SDCS output

Note 1: Read-modify-write is prohibited for P8FC and P8FC2.

Note 2: It is set to "0" or "1" by AM pin setting.

Note 3: In MULTI16 or MULTI32 mode, do not write "1" to P8<P82> register before setting P82 pin to $\overline{\text{CS2}}$ or $\overline{\text{CSZA}}$ because, on reset, P82 pin outputs "0" as $\overline{\text{CE}}$ for program memory.

Figure 3.5.17 Register for Port 8

3.5.9 Port 9 (P90 to P97)

P90 to P94 are 5-bit general-purpose I/O ports. I/O can be set on a bit basis using the control register. Resetting sets P90 to P94 to input port and all bits of output latch to "1".

P95 is 1-bit general-purpose output port and P96 to P97 are 2-bit general-purpose input ports. P90 to P92 function as SIO or I²S, P93 to 95 as output pins for an LCD controller and P96 to P97 as input pins for external interruption (INT4, INT5). In addition, P95 functions as the output pin for a low frequency oscillator, P96 to P97 as PX and PY pins for a touch screen interface.

Setting the corresponding bits of P9CR and P9FC enables the respective functions. Resetting resets the P9FC to "0", and sets all bits except P95 to input ports.

(1) Port 90 (TXD0, I2SCKO), Port91 (RXD0, I2SDO), Port 92 (SCLK0, CTS0 I2SWS)

Ports 90 to 92 are general-purpose I/O ports. They also function as either SIO0 or I²S. Each pin is detailed below.

				/ 11 / /
	SIO mode	UART, IrDA mode	I ² S mode	SIO mode
	(SIO0 module)	(SIO0 module)	(I ² S module)	(I ² S module)
P90	TXD0 (Data output)	TXD0 (Data output)	I2SCKO (Clock output)	I2SCKO (Clock output)
P91	RXD0 (Data input)	RXD0 (Data input)	I2SDO (Data output)	I2SDO (Data output)
P92	SCLK0 (Clock input or output)	CTS0 (Clear to send)	I2SWS (Word select output)	(No use)




Figure 3.5.18 P90




Figure 3.5.20 Port 93 and 94

(3) P95 (CLK32KO, LGOE2)





Figure 3.5.22 Port 96, 97



Note: Read-modify-write is prohibited for P9CR, P9FC and P9FC2.

Figure 3.5.23 Register for Port 9

3.5.10 Port A (PA0 to PA7)

Ports A0 to A7 are 8-bit input ports with pull-up resistor. In addition to functioning as general-purpose I/O ports, ports A0 to A7 can also, as a keyboard interface, operate a key-on wakeup function. The various functions can each be enabled by writing a "1" to the corresponding bit of the port A function register (PAFC).

Resetting resets all bits of the register PAFC to "0" and sets all pins to be input port.




Figure 3.5.24 Port A

When PAFC = "1", if the input of any of KI0 to KI7 pins fall down, an INTKEY interrupt is generated. An INTKEY interrupt can be used to release all HALT modes.

Port A Register

PA (0028H)

	7	6	5	4	3	2	1	0
Bit symbol	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Read/Write				R/	W			
Reset State			•	Data from e	external port	^		·

Port A Function Register

PAFC (002BH)

	7	6	5	4	3	2	<u>ال</u> 1	0	
Bit symbol	PA7F	PA6F	PA5F	PA4F	PA3F	PA2F	PA1F	PA0F	
Read/Write				V	v //				
Reset State	0	0	0	0	0	0	0	0	
Function	•	0: Key input disable 1: Key input enable							

Port A Control Register

PACR (002AH)

				_		2 11	
	7	6	5	4 3	2	21	0
Bit symbol		PA6C	PA5C	PA4C PA3C		J	
Read/Write			V		, A	TANK	
Reset State		0	0	0 0			
Function			0: Input port	or Key input		<u> </u>	
			1: LD11 to LD	08 output			

Port A Drive register

PADR (008AH)

	7	6	5	→ 4 /	3	2	1	0		
Bit symbol	PA7D	PA6D	PA5D	PA4D	PA3D	PA2D	PA1D	PA0D		
Read/Write				V	v //					
Reset State	1	1)	1 ^	1	1	1	1		
Function		Input/Output buffer drive register for standby mode								


Note: Read-modify-write is prohibited for PACR and PAFC.

Figure 3.5.25 Register for Port A


3.5.11 Port C (PC0 to PC3, PC6 to PC7)

PC0 to PC3, PC6 and PC7 are 6-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets port C to an input port.

In addition to functioning as a general-purpose I/O port, port C can also function as an output pin for timers (TA1OUT, TA3OUT and TB0OUT0), input pin for external interruption (INT0 to INT3), output pin for memory ($\overline{\text{CSZF}}$), output pin for key (KO8) and output pin for LCD driver (LDIV, LCP1). These settings are made using the function register PCFC. The edge select for external interruption is determined by the IIMC register in the interruption controller.



(2) PC1 (INT1, TA3OUT), PC2 (INT2, TB0OUT0), PC3 (INT3, TB0OUT1)



(3) PC6 (KO8, LDIV)





Figure 3.5.29 Port C7



Note: Read-modify-write is prohibited for the registers PCCR and PCFC.

Figure 3.5.30 Register for Port C

3.5.12 Port F (PF0 to PF2, PF7)

Ports F0 to F2 are 3-bit general-purpose I/O ports. Each bit can be set individually for input or output. Resetting sets PF0 to PF2 to be input ports. It also sets all bits of the output latch register to "1". In addition to functioning as general-purpose I/O port pins, PF0 to PF2 can also function as the I/O for serial channels 0 and 1. A pin can be enabled for I/O by writing a "1" to the corresponding bit of the port F function register (PFFC).

Port F7 is a 1-bit general-purpose output port. In addition to functioning as a general-purpose output port, PF7 can also function as the SDCLK output. Resetting sets PF7 to be an SDCLK output port.

(1) Port F0 (TXD0, TXD1), F1 (RXD0, RXD1), F2 (SCLK0, CTS0 SCLK1, CTS1)

Ports F0 to F2 are general purpose I/O ports. They also function as either SIO0 or SIO1. Each pin is detailed below.

	SIO mode	UART, IrDA mode	SIO mode	UART mode
	(SIO0 module)	(SIO0 module)	(SIO1 module)	(SIO1 module)
DEO	TXD0 TXD0		7/\ TXD1	TXD1
PFU	PF0 (Data output) (Da		(Data output)	(Data output)
PF1	RXD0	RXD0	RXD1	RXD1
PFI	(Data input)	(Data input)	(Data input)	(Data input)
PF2	SCLK0	CTS0	SCLK1	CTS1
FF2	(Clock input or output)	(Clear to send)	(Clock input or output)	(Clear to send)




Figure 3.5.31 Port F0





Figure 3.5.33 Port F2



Bit symbol	7	6	_					
Bit symbol			5	4	3	2	1	0
	PF7					PF2	PF1	PF0
Read/Write	R/W						R/W	
Reset State	4					^	External dat	a
	1					(Output I	atch register i	is set to "1")
			Port F Cor	trol Registe	er	Ò		
	7	6	5	4	3	2	<u>ا (۲</u>	0
Bit symbol						PF2C	PF1C	PF0C
Read/Write						((//))	W	II.
Reset State						0	0	0
Function						→ Re	fer to followin	g table
			Port F Fun	cton Regist	er			
	7	6	5	4	4(3	2	\(\lambda(1)\)	0
Bit symbol	PF7F					PF2F	PF1F	PF0F
-		$\overline{}$			X A		\rightarrow	1
		$\overline{}$		7		0 ^	\vee	0
Function)		RXD0 pin	Refer to
	1: SDCLK				7	following	selection	following
			4	4()		table	0: Port F1	table
							1: Port 91	
g		PF1 S	Setting			PF0 Setting		
9								
0	1			0	4 IV	1	0	1
		<pf1f< td=""><td></td><td></td><td>/4</td><td>PF0F></td><td></td><td></td></pf1f<>			/4	PF0F>		
Input port or		0			Output	0	Input port	Output port
SCLK1, CTS1 inp	ut or	out 1	RXD0/R	XD1 input	port	1 -	TXD1 output	TXD0 output
	out po))					
					\rightarrow			
From P92 pin at <		((//))			·			
SCLK1 ou			_ (O/A				
	</td <td>7</td> <td></td> <td></td> <td>•</td> <td></td> <td></td> <td></td>	7			•			
	///							
	7	6	5	4	3	2	1	0
Bit symbol								PF0F2
Read/Write	\sum_{i}							W
Reset State		744						0
Function		1.1						Output buffer
								0: CMOS
		$\mathcal{A}(\mathcal{A})$						1: Open drain
			Port F Dr	ve Register	<u> </u>	1		
	7	6	5	4	3	2	1	0
Bit symbol	PF7D					PF2D	PF1D	PF0D
Read/Write	R/W						R/W	<u>, </u>
Reset State	1					1	1	1
Function	Input/Output buffer drive					Input/Ou		
	standby mode							
	Read/Write Reset State Function Bit symbol Read/Write Reset State Function O Input port or SCLK1, CTS1 inp SCLK0, CTS0 inp From PF2 pin at < SCLK1 out Bit symbol Read/Write Reset State Function Bit symbol Read/Write Reset State Function	Bit symbol Read/Write Reset State Function 7 Bit symbol PF7F Read/Write W Reset State 1 Function 0: Output 1: SDCLK Input port or SCLK0, CTS0 input Prom PF2 pin at <pf2> = 0 From P92 pin at <pf2> = 1 SCLK1 output 7 Bit symbol Read/Write Reset State Function 7 Bit symbol PF7D Read/Write Reset State Function Input/Output buffer drive register for</pf2></pf2>	Bit symbol Read/Write Reset State Function 7 6 Bit symbol PF7F Read/Write W Reset State 1 Function 0: Output 1: SDCLK Input port or SCLK1, CTS1 input or SCLK0, CTS0 input From PF2 pin at <pf2> = 1 SCLK1 output SCLK1 output SCLK1 output SCLK2 output From P92 pin at <pf2> = 1 SCLK3 output SCLK4 output SCLK5 output From P92 pin at <pf2> = 1 SCLK6 output SCLK6 output SCLK7 output SCLK7 output SCLK8 output SCLK8 output SCLK8 output SCLK9 output S</pf2></pf2></pf2>	Bit symbol Read/Write Reset State Function Port F School Scho	Bit symbol Read/Write Reset State Function Port F Functon Regist 7 6 5 4 Bit symbol PF7F Read/Write W Reset State 1 Function 0: Output 1: SDCLK PF1 Setting PF1 Setting PF1 Color of RXDO/RXD1 input Port From PF2 pin at <pf2> = 0 From P92 pin at <pf2> = 1 SCLK1 output SCLK1 output SCLK3 output Port F Function Registe 7 6 5 4 Bit symbol Read/Write Reset State Function Port F Drive Register 7 6 5 4 Bit symbol Read/Write Reset State Function Port F Drive Register 7 6 5 4 Bit symbol Read/Write Reset State Function Pinput port or SCLK1 output Port F Drive Register 7 6 5 4 Bit symbol Read/Write Reset State Function Port F Drive Register 7 6 5 4 Bit symbol PF7D Read/Write RW Reset State Input/Output buffer drive register for</pf2></pf2>	Bit symbol Read/Write Reset State Function Port F Functon Register 7 6 5 4 3 Bit symbol PF7F Read/Write W Reset State 1 Function 0: Output 1: SDCLK PF1 Setting PF1 Setti	Port F Control Register	Port F Control Register

Note: Read-modify-write is prohibited for the registers PFCR, PFFC and PFFC2.

Figure 3.5.35 Register for Port F

3.5.13 Port G (PG0 to PG3)

PG0 to PG3 are 4-bit input ports and can also be used as the analog input pins for the internal AD converter. PG3 can also be used as the ADTRG pin for the AD converter.

PG2 and PG3 can also be used as the MX and MY pins for a touch screen interface.




Figure 3.5.36 Port G

Port G Register

PG (0040H)

	7	6	5	4	3	\smile_2	1	0
Bit symbol					PG2	PG2	PG1	PG0
Read/Write		7	\mathcal{H}			F	₹	
Reset State			H			Data from e	xternal port	

Note: The input channel selection of the AD converter and the permission for ADTRG input are set by AD converter mode register ADMOD1.

Port G Drive Register

PGDR (0090H)

	7	(6)	5	4	3	2	1	0
Bit symbol	7/-)/	\mathcal{M}	7/A	PG3D	PG2D		
Read/Write	1				R/	W		
Reset State					1	1		
Function		`				t buffer drive		
	>				register for s	tandby mode		

Figure 3.5.37 Register for Port G

3.5.14 Port J (PJ0 to PJ7)

PJ0 to PJ4 and PJ7 are 6-bit output ports. Resetting sets the output latch PJ to "1", and they output "1". PJ5 to PJ6 are 2-bit I/O ports.

In addition to functioning as a port, port J also functions as output pins for SDRAM (\overline{SDRAS} , \overline{SDCAS} , \overline{SDWE} , SDLLDQM, SDLUDQM, SDULDQM, SDUUDQM and SDCKE), SRAM (\overline{SRWR} , \overline{SRLLB} \overline{SRLUB}) and NAND flash (NDALE and NDCLE).

The above settings are made using the function register PJFC.

However, H either SDRAM or SRAM output signals for PJ0 to PJ2 are selected automatically according to the setting of the memory controller.




Figure 3.5.38 Port J0, J1, J2, J3, J4 and J7




Figure 3.5.39 Port J5 and J6

Port J Register

PJ (004CH)

	7	6	5	4	3	2	1	0	
Bit symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0	
Read/Write		R/W							
Reset State	1	Data from ex (Output latch r to "	egister is set	1	1	1	1	1	

Port J Control Register

PJCR (004EH)

	7	6	5	4	3	2) 1	0
Bit symbol		PJ6C	PJ5C					
Read/Write		V	V		1	XXXXX		
Reset State		0	0		1			
Function		0: Input	1: Output					

Port J Function Register

PJFC (004FH)


				9				
	7	6	5	4 <	3	2	(1)	0
Bit symbol	PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F	PJ0F
Read/Write				((/y	V 🕥	~ (C		
Reset State	0	0	0	0	// 0	0	(0)	0
Function	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
	1: SDCKE	1: NDCLE at	1: NDALE at	1: SDLUDQM	1: SDLLDQM	1: SDWE	1: SDCAS,	1: SRRAS,
		<PJ6> = 0,	<PJ5 $> = 0$,			SDWR	SRLUB	SRLLB
		SDUUDQM	SDULDQM					
		at	at		(C)			
		<pj6> = 1</pj6>	<pj5> = 1</pj5>			())		

Port J Drive Register

PJDR (0093H)

	7	6	5	4	3	2	1	0			
Bit symbol	PJ7D	PJ6D	PJ5D	PJ4D	PJ3D/	PJ2D	PJ1D	PJ0D			
Read/Write	RW										
Reset State	1	(1(<	1	1	1	1	1	1			
Function		Input/Output buffer drive register for standby mode									

Note: Read-modify-write is prohibited for the registers PJCR and PJFC.





3.5.15 Port K (PK0 to PK3)

Port K is a 4-bit output port. Resetting sets the output latch PK to "0", and PK0 to PK3 pins output "0".

In addition to functioning as an output port, port K also functions as output pins for an LCD controller (LCP0, LLP, LFR and LBCD).

The above settings are made using the function register PKFC.




Figure 3.5.41 Port K

				Port K	Register				
		7	6	5	4 _	3	2	1	0
PK	Bit symbol		#			PK3	PK2	PK1	PK0
(0050H)	Read/Write]]](4		R	/W	
	Reset State		77/4			0	0	0	0
			F	ort K Fund	tion Regist	ter			
		< <u>7</u> /-	6	5	(4)	3	2	1	0
PKFC	Bit symbol		\langle			PK3F	PK2F	PK1F	PK0F
(0053H)	Read/Write				<i></i>	W			
	Reset State			1		0	0	0	0
	Function	\ h	^			0: Port	0: Port	0: Port	0: Port
						1: LBCD	1: LFR	1: LLP	1: LCP0
<u></u>				Port K Dri	ve Registe	r			
		7 />	6	5	4	3	2	1	0
PKDR	Bit symbol	1				PK3D	PK2D	PK1D	PK0D
(0094H)	Read/Write					R/W			
	Reset State					1	1	1	1
	Function					Input/Outp	ut buffer drive	register for s	standby mode

Note: Read-modify-write is prohibited for the register PKFC.

Figure 3.5.42 Register for Port K

3.5.16 Port L (PL0 to PL7)

PL0 to PL3 are 4-bit output ports. Resetting sets the output latch PL to "0", and PL0 to PL3 pins output "0".

PL4 to PL7 are 4-bit general-purpose I/O ports. Each bit can be set individually for input or output using the control register PLCR. Resetting resets the control register PLCR to "0" and sets PL4 to PL7 to input ports. In addition to functioning as a general-purpose I/O port, port L can also function as a data bus for an LCD controller (LD0 to LD7). The above settings are made using the function register PLFC.




Figure 3.5.43 Register for Port L0 to L3




Figure 3.5.44 Register for Port L4 to L7

Port L Register

PL (0054H)

	7	6	5	4	3	2	1	0			
Bit symbol	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0			
Read/Write		R/W									
Reset State	Data from external port (Output latch register is cleared to "0")				0	0	0	0			

Port L Control Register

PLCR (0056H)

	7	6	5	4	3	(2)	> 1	0
Bit symbol	PL7C	PL6C	PL5C	PL4C				
Read/Write	W					7/4		
Reset State	0	0	0	0		#		
Function	0: Input 1: Output							·

Port L Function Register

PLFC (0057H)

					<u> </u>					
	7	6	5	4 3	2	1 0				
Bit symbol	PL7F	PL6F	PL5F	PL4F PL3F	PL2F P	L1F PL0F				
Read/Write	(W)									
Reset State	0	0	0	0(//)) 0	o (())	θ 0				
Function	0: Port 1: Data bus for LCDC (LD7 to LD0)									

Port L Drive Register

PLDR (0095H)

	7	6	5	4	3	(2)	1	0		
Bit symbol	PL7D	PL6D	PL5D	PL4D	PL3D	PL2D	PL1D	PL0D		
Read/Write	R/W (V/S)									
Reset State	1	1	1	1 /		<u> </u>	1	1		
Function		Input/Output buffer drive register for standby mode								

Note: Read-modify-write is prohibited for the registers PLCR and PLFC.

Figure 3.5.45 Port L Register

3.5.17 Port M (PM1 to PM2)

PM1 and PM2 are 2-bit output ports. Resetting sets the output latch PM to "1", and PM1 and PM2 pins output "1".

In addition to functioning as a port, port M also functions as output pins for the RTC alarm (\overline{ALARM}), and as the output pin for the melody/alarm generator (MLDALM, \overline{MLDALM}).

The above settings are made using the function register PMFC.

Only PM2 has two output functions - \overline{ALARM} and \overline{MLDALM} . These are selected using PM<PM2>.





Figure 3.5.47 Port M2



Note: Read-modify-write is prohibited for the register PMFC.

Figure 3.5.48 Register for Port M

3.6 Memory Controller

3.6.1 Functions

The TMP92CH21 has a memory controller with a variable 4-block address area that controls as follows.

(1) 4-block address area support

Specifies a start address and a block size for the 4-block address area (block 0 to 3).

• SRAM or ROM: All CS blocks (CS0 to CS3) are supported.

• SDRAM : Only either CS1 or CS2 blocks are supported.

• Page ROM : Only CS2 blocks are supported.

• NAND flash : CS0 is recommended for NAND flash (ND0/1FDTR, 001D00H to

001EFFH), RAM built-in LCD driver (001FE0H to 001FEFH).

(Regarding NAND flash area, refer to 3.6.6 (2).)

(2) Connecting memory specifications

Specifies SRAM, ROM and SDRAM as memories that connect with the selected address areas.

(3) Data bus width selection

Whether 8 bits, 16 bits or 32 bits is selected as the data bus width of the respective block address areas.

(4) Wait control

Wait specification bit in the control register and WAIT input pin control the number of waits in the external bus cycle. Read cycle and write cycle can specify the number of waits individually.

The number of waits is controlled in the 6 modes listed below.

0 waits, 1 wait,

2 waits, 3 waits, 4 waits

N waits (controls with WAIT pin)

3.6.2 Control Register and Operation after Reset Release

This section describes the registers that control the memory controller, the state following reset release and the necessary settings.

(1) Control register

The control registers of the memory controller are as follows and in Table 3.6.1 and Table 3.6.2.

- Control register: BnCSH/BnCSL (n = 0 to 3, EX)
 Sets the basic functions of the memory controller; the memory type that is connected, the number of waits which are read and written.
- Memory start address register: MSARn (n = 0 to 3) Sets a start address in the selected address areas.
- Memory address mask register: MAMR (n = 0 to 3) Sets a block size in the selected address areas.
- Page ROM control register: PMEMCR
 Sets the method of accessing page ROM.
- Internal boot ROM controls register: BROMCR Sets the method of accessing boot ROM.

Table 3.6.1 Control Register

			•	abic 5.0.1 v	o o na o na o	9.0.01			
		7	6	5	4	3	2	1	0
B0CSL	Bit symbol		B0WW2	B0WW1	B0WW0		B0WR2	B0WR1	B0WR0
(0140H)	Read/Write			W	l .			W	
	Reset State		0	1	0		0	1	0
B0CSH	Bit symbol	B0E		-	B0REC	B0OM1	B0OM0	B0BUS1	B0BUS0
(0141H)	Read/Write			I .	\	N	(
	Reset State	0	0 (Note)	0 (Note)	0	0	0	<u>)</u> %	0
MAMR0 (0142H)	Bit symbol	M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14 to M0V9	M0V8
(0 :)	Read/Write				R.	W	$\langle \langle \rangle \rangle$		
	Reset State	1	1	1	1	1 (1	1	1
MSAR0	Bit symbol	M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16
(0143H)	Read/Write					W			
	Reset State	1	1	1	1	7	1	1) 1
B1CSL	Bit symbol		B1WW2	B1WW1	B1WW0		B1WR2	B1WR1	B1WR0
(0144H)	Read/Write			W	((FAR T	2	W	2
	Reset State		0	1	0_		9		0
B1CSH	Bit symbol	B1E	_	_	B1REC	B1OM1	B1OM0	B1BUS1	B1BUS0
(0145H)	Read/Write					N DIGITI		\$1500,	B12000
	Reset State	0	0 (Note)	0 (Note)	0	0	0	0	0
MAMR1	Bit symbol	M1V21	M1V20	M1V19	M1V18	M1V17 /	M1V16	M1V15 to	M1V8
(0146H)	Dit Symbol	1011 021	1011 720	WITT IS	101111	(M1V9	1011 0
	Read/Write				R	W			
	Reset State	1	1	4	1 /	1	1	1	1
MSAR1	Bit symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
(0147H)	Read/Write			(())	R	w	/	1	
	Reset State	1	1		1 _	1	1	1	1
B2CSL	Bit symbol		B2WW2	B2WW1	B2WW0		B2WR2	B2WR1	B2WR0
(0148H)	Read/Write)/w				W	
	Reset State		(0)	1	<0/	/	0	1	0
B2CSH	Bit symbol	B2E	B2M)	-	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
(0149H)	Read/Write			^	(7/1)	N			
	Reset State	(1/1	0	0 (Note)	(0)	0	0	0	0
MAMR2	Bit symbol	M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
(014AH)	Read/Write		\supset		R.	/W			
	Reset State	7 1	1	1	1	1	1	1	1
MSAR2	Bit symbol	M2S23	M2S22 _	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16
(014BH)	Read/Write					/W		•	
_	Reset State	1	1	1	1	1	1	1	1
B3CSL	Bit symbol	// 	B3WW2	B3WW1	B3WW0		B3WR2	B3WR1	B3WR0
(014CH)	Read/Write		$\hat{\mathcal{L}}(\mathcal{L})$	W	l			W	
/_	Reset State			1	0		0	1	0
B3CSH	Bit symbol	B3E		-	B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
(014DH)	Read/Write			I		N			
	Reset State	0	0 (Note)	0 (Note)	0	0	0	0	0
MAMR3	Bit symbol	M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15
(014EH)	Read/Write			1		/W		1	-
	Reset State	1	1	1	1	1	1	1	1
MSAR3	Bit symbol	M3S23	M3S22	M3S21	M3S20	M3S19	M3S18	M3S17	M3S16
(014FH)	Read/Write			1	l .	/W			
	Reset State	1	1	1	1	1	1	1	1
		· ·	-	· ·	· -		•	· ·	•

Note 1: Always write "0".

Note 2:Read-modify-write is prohibited for BnCS0 and BnCSH (n = 0 to 3) registers.

		7	6	5	4	3	2	1	0
BEXCSH (0159H)	Bit symbol					BEXOM1	BEXOM0	BEXBUS1	BEXBUS0
	Read/Write						V	I	
	Reset State		/			0	0	0	0
BEXCSL	Bit symbol		BEXWW2	BEXWW1	BEXWW0		BEXWR2	BEXWR1	BEXWR0
(0158H)	Read/Write			W		W			
	Reset State		0	1	0		0	1	0
PMEMCR	Bit symbol				OPGE	OPWR1	OPWR0	PR1	PR0
(0166H)	Read/Write		/				R/W		
	Reset State		/		0	0	((())	1	0
BROMCR	Bit symbol					\angle		ROMLESS	VACE
(0167H)	Read/Write		/			7		R/	W
	Reset State						 	0/1	1/0

Table 3.6.2 Control Register

Note: Read-modify-write is prohibited for BEXCSH and BEXCSL registers.

(2) Operation after reset release

The start data bus width is determined by the state of AM1/AM0 pins just after reset release. The external memory is then accessed as follows

AM1	AM0	Start Mode
0	0	Don't use this setting
0	1	Start with 16-bit data bus (Note)
1	0	Start with 32-bit data bus (Note)
1	1 🔾	Start with boot (32-bit internal MROM)

Note: The memory to be used on starting after reset must be either NOR flash or masked ROM.

NAND flash and SDRAM cannot be used.

AM1/AM0 pins are valid only just after reset release. In other cases, the data bus width is set by the control register <BnBUS1:0>.

On reset, only the control register (B2CSH/B2CSL) of the block address area 2 becomes effective automatically (B2CSH<B2E> is set to "1" on reset).

The data bus width which is specified by AM1/AM0 pins is loaded to the bit for specification of the bus width of the control register in the block address area 2.

The block address area 2 is set to 000000H to FFFFFFH address on reset (B2CSH<B2M> is reset to "0").

After reset release, the block address areas are specified by the memory start address register (MSARn) and the memory address mask register (MAMRn). The control register (BnCS) is then set.

Set the enable bit (BnE) of the control register to "1" to enable the setting.

3.6.3 Basic Functions and Register Setting

This section describes the setting of the block address area, the connecting memory and the number of waits out of the memory controller's functions.

(1) Block address area specification

The block address area is specified by two registers.

The memory start address register (MSARn) sets the start address of the block address areas. The memory controller compares the register value and the address every bus cycle. The address bit which is masked by the memory address mask register (MAMRn) is not compared by the memory controller. The block address area size is determined by setting the memory address mask register. The value that is set to the register is compared with the block address area on the bus. If the result is a match, the memory controller sets the chip select signal (CSn) to "low".

(i) Memory start address register setting

The MS23 to MS 16 bits of the memory start address register correspond with addresses A23 to A16 respectively. The lower start addresses A15 to A0 are always set to address 0000H.

Therefore the start addresses of the block address area are set to all 64 Kbytes of addresses 000000H to FF0000H.

(ii) Memory address mask register setting

The memory address mask register determines whether an address bit is compared or not. In register setting, "0" is "compare", and "1" is "do not compare".

The address bits that can be set depends on the block address area.

Block address area 0: A20 to A8

Block address area 1: A21 to A8

Block address area 2 to 3: A22 to A15

The upper bits are always compared. The block address area size is determined by the result of the comparison.

The size to be set depending on the block address area is as follows.

Size (bytes) CS area	256	512	32 K	64 K	128 K	256 K	512 K	1 M	2 M	4 M	8 M
CS0 〈		0	9>	0	0	0	0	0	0		
CS1	0	0	2	0	0	0	0	0	0	0	
CS2 to CS3			0	0	0	0	0	0	0	0	0

Note: After reset release, only the control register of the block address area 2 is valid. The control register of block address area 2 has the <B2M> bit. If the <B2M> bit is set to "0", block address area 2 is set to addresses 000000H to FFFFFFH. (This is the state following reset release.) If the <B2M> bit is set to "1", the start address and the address area size are set, as in the other block address areas.

(iii) Example of register setting

To set the block address area 64 Kbytes from address 110000H, set the register as follows.

MSAR1 Register

Bit	7	6	5	4	3	2	1	0
Bit symbol	M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
Specified value	0	0	0	1	0	0	0	1

M1S23 to M1S16 bits of the memory start address register MSAR1 correspond with address A23 to A16.

A15 to A0 are set to "0". Therefore, if MSAR1 is set to the above mentioned value, the start address of the block address area is set to address 110000H.

MAMR1 Register

Bit	7	6	5	4	3	2	1	> 0
Bit symbol	M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	M1V15 to M1V9	M1V8
Specified value	0	0	0	0	(//0\	0	0	1

M1V21 to M1V16 and M1V8 bits of the memory address mask register MAMR1 are set whether addresses A21 to A16 and A8 are compared or not. In register setting, "0" is "compare", and "1" is "do not compare". M1V15 to M1V9 bits determine whether addresses A15 to A9 are compared or not with bit 1. A23 and A22 are always compared.

When set as above, A23 to A9 are compared with the value that is set as the start addresses. Therefore, 512 bytes (addresses 110000H to 1101FFH) are set as block address area 1, and if it is compared with the addresses on the bus, the chip select signal CS1 is set to "low".

The other block address area sizes are specified in the same way.

A23 and A22 are always compared with block address area 0. Whether A20 to A8 are compared or not is determined by the register.

Similarly, A23 is always compared with block address areas 2 to 5. Whether A22 to A15 are compared or not is determined by the register.

Note 1: When the set block address area overlaps with the built-in memory area, or both two address areas overlap, the block address area is processed according to priority as follows.

Built-in I/O > Built-in memory > Block address area 0 > 1 > 2 > 3

Note 2: If an address area other than $\overline{\text{CS0}}$ to $\overline{\text{CS3}}$ is accessed, this area is regarded as $\overline{\text{CSEX}}$. Therefore, wait number and data bus width controls follow the setting of $\overline{\text{CSEX}}$ (BEXCSH, BEXCSL register).

(2) Connection memory specification

Setting the <BnOM1:0> bit of the control register (BnCSH) specifies the memory type that is connected with the block address areas. The interface signal is outputted according to the set memory as follows.

<BnOM1: 0> Bit (BnCSH Register)

<bnom1></bnom1>	<bnom0></bnom0>	Function
0	0	SRAM/ROM (Default)
0	1	(Reserved)
1	0	(Reserved)
1	1	SDRAM

Note 1: SDRAM should be set to block either 1 or 2.

Note 2: Set "00" for NAND flash, RAM built-in LCDD.

(3) Data bus width specification

The data bus width is set for every block address area. The bus size is set by setting the control register (BnCSH)<BnBUS1:0> as follows.

<BnBUS1:0> bit (BnCSH Register)

BnBUS 1	BnBUS 0	Function							
0	0	8-bit bus mode (Default)							
0	1 🗸 🤇	16-bit bus mode							
1	0	32-bit bus mode							
1	(1)	Don't use this setting							

Note: SDRAM should be set to either "01" (16-bit bus) or "10" (32-bit bus).

This method of changing the data bus width depending on the accessing address is called "dynamic bus sizing". The part of the data bus to which the data is output depends on the data size, baus width and start address.

Note: Since there is a possibility of abnormal writing/reading of the data if two memories with different bus width are put in consecutive addresses, do not execute an access to both memories with one command.

Operand Data	Operand Start	Memory Data Size	ODLI A 43		CPU	Data	
Size (bit)	Address	(bit)	CPU Address	D31 to D24	D23 to D16	D15 to D8	D7 to D0
	4n + 0	8/16/32	4n + 0	XXXXX	XXXXX	XXXXX	b7 to b0
	4n + 1	8	4n + 1	XXXXX	XXXXX	XXXXX	b7 to b0
		16/32	4n + 1	XXXXX	XXXXX	b7 to b0	XXXXX
8	4n + 2	8/16	4n + 2	XXXXX	XXXXX	XXXXX	b7 to b0
		32	4n + 2	XXXXX	b7 to b0	XXXXX	XXXXX
	4n + 3	8 16	4n + 3 4n + 3	XXXXX	XXXXX	b7 to b0	b7 to b0
		32	4n + 3	b7 to b0	XXXXX	XXXXX	XXXXX
	4n + 0	8	(1) 4n + 0	xxxxx	XXXXX	xxxxx	b7 to b0
			(2) 4n + 1	xxxxx	(xxxxx	xxxxx	b15 to b8
		16/32	4n + 0	xxxxx	xxxxx	b15 to b8	b7 to b0
	4n + 1	8	(1) 4n + 1	XXXXX	XXXXX	XXXXX	b7 to b0
		16	(2) 4n + 2 (1) 4n + 1	XXXXX	XXXXX	b7 to b0	b15 to b8
		10	(1) 411 + 1 (2) 4n + 2	XXXXX	XXXXX	XXXXX	b15 to b8
		32	4n + 1	XXXXX	b15 to b8	b7 to b0	XXXXX
16	4n + 2	8	(1) 4n + 2	xxxxx	xxxxx	xxxxx	b7 to b0
10			(2) 4n + 1	XXXXX	XXXXX	xxxxx	b15 to b8
		16	4n + 2	XXXXX	XXXXX	b15 to b8	b7 to b0
-	4n : 2	32 8	4n + 2 (1) 4n + 3	b15 to b8	b7 to b0	XXXXX	b7 to b0
	4n + 3	0	(2) 4n + 4	XXXXX	XXXXX	XXXXX	b15 to b8
		16	(1) 4n +3	XXXXX	XXXXX	b7 to b0	XXXXX
			(2) 4n + 4	XXXXX	XXXXX	XXXXX	b15 to b8
		32	(1) 4n + 3	b7 to b0	xxxxx	XXXXX	XXXXX
			(2) 4n + 4	XXXXX	xxxxx	XXXXX	b15 to b8
	4n + 0	8	(1) 4n + 0 (2) 4n + 1	XXXXX	XXXXX	XXXXX	b7 to b0 b15 to b8
			(3) 4n + 2	xxxxx	XXXXX	XXXXX	b23 to b16
			(4) 4n + 3	XXXXX	XXXXX	XXXXX	b31 to b24
		16	(1) 4n + 0	xxxxx	XXXXX	b15 to b8	b7 to b0
			(2) 4n + 2	XXXXX	XXXXX	b31 to b24	b23 to b16
		32)	4n + 0	b31 to b24	b23 to b16	b15 to b8	b7 to b0
	4n + 1	8	(1) 4n + 0 (2) 4n + 1	> xxxxx xxxxx	XXXXX	XXXXX	b7 to b0 b15 to b8
		$(\vee/))$	(3) 4n + 2	XXXXX	XXXXX	XXXXX	b23 to b16
			(4) 4n + 3	XXXXX	XXXXX	XXXXX	b31 to b24
		16	(1) 4n + 1	XXXXX	XXXXX	b7 to b0	XXXXX
	\\\		(2) 4n + 2	XXXXX	XXXXX	b23 to b16	b15 to b8
		20	(3) 4n + 4	XXXXX	XXXXX	XXXXX	b31 to b24
	\wedge	32	(1) 4n + 1 (2) 4n + 4	b23 to b16 xxxxx	b15 to b8 xxxxx	b7 to b0 xxxxx	b31 to b24
32	4n + 2	8	(1) 4n + 2	XXXXX	XXXXX	XXXXX	b7 to b0
			(2) 4n + 3	xxxxx	xxxxx	xxxxx	b15 to b8
		91	(3) 4n + 4	xxxxx	xxxxx	xxxxx	b23 to b16
			(4) 4n + 5	XXXXX	XXXXX	XXXXX	b31 to b24
		16	(1) 4n + 2	XXXXX	XXXXX	b15 to b8 b31 to b24	b7 to b0 b23 to b16
		32	(2) 4n + 4 (1) 4n + 2	b15 to b8	b7 to b0	XXXXX	XXXXX
		\ <u>\</u>	(2) 4n + 4	XXXXX	XXXXX	b31 to b24	b23 to b16
	4n + 3	8	(1) 4n + 3	xxxxx	XXXXX	XXXXX	b7 to b0
~			(2) 4n + 4	xxxxx	xxxxx	xxxxx	b15 to b8
			(3) 4n + 5	XXXXX	XXXXX	XXXXX	b23 to b16
		16	(4) 4n + 6	XXXXX	XXXXX	XXXXX	b31 to b24
		16	(1) 4n + 3 (2) 4n + 4	XXXXX	XXXXX	b7 to b0 b23 to b16	xxxxx b15 to b8
		l .	(८) ना। + 4	^^^^			
			(3) 4n + 6	XXXXX	XXXXX	XXXXX	l b31 to b24
		32	(3) 4n + 6 (1) 4n + 3	b7 to b0	XXXXX	XXXXX	b31 to b24

xxxxx: During a read, data input to the bus ignored. At write, the bus is at high impedance and the write strobe signal remains non active.

(4) Wait control

The external bus cycle completes a wait of at least two states (100 ns at fSYS = 20 MHz).

Setting the <BnWW2:0> and <BnWR2:0> of BnCSL specifies the number of waits in the write cycle and the read cycle. <BnWW2:0> is set using the same method as <BnWR2:0>.

<BnWW>/<BnWR> (BnCSL Register)

<bnww2> <bnwr2></bnwr2></bnww2>	<bnww1> <bnwr1></bnwr1></bnww1>	<bnww0> <bnwr0></bnwr0></bnww0>	Function
0	0	1	2 states (0 waits) access fixed mode
0	1	0	3 states (1 wait) access fixed mode (Default)
1	0	1	4 states (2 waits) access fixed mode
1	1	0	5 states (3 waits) access fixed mode
1	1	1	6 states (4 waits) access fixed mode
0	1	1	WAIT pin input mode
Others			(Reserved)

Note 1: For SDRAM, the above setting is ineffective. Refer to 3.16 SDRAM controller.

Note 2: For NAND flash, this setting is ineffective.

For RAM built-in LCDD, this setting is effective.

(i) Waits number fixed mode

The bus cycle is completed following the number of states set. The number of states is selected from 2 states (0 waits) to 6 states (4 waits).

(ii) WAIT pin input mode

This mode samples the WAIT input pins. In this mode, a wait is inserted continuously while the signal is active. The bus cycle is a minimum 2 states. The bus cycle is completed if the wait signal is non active ("High" level) at the second state. The bus cycle continues if the wait signal is active after 2 states or more.


(5) Recovery (Data hold) cycle control

Some memory is defined by AC specification about data hold time by $\overline{\text{CE}}$ or $\overline{\text{OE}}$ for read cycle. Therefore, a data conflict problem may occur. To avoid this problem, 1-dummy cycle can be inserted after CSm-block access cycle by setting "1" to BmCSH<BmREC> register.


This 1-dummy cycle is inserted when the next cycle is for another CS-block.

	<bnrec> (BnCSH register)</bnrec>		
0	No dummy cycle is inserted (Default).		
1	Dummy cycle is inserted.		
		^	((//<


• When no dummy cycle is inserted (0 waits)




• When inserting a dummy cycle (0 waits)




- (6) Basic bus timing
 - (a) External read/write cycle (0 waits)




(b) External read/write cycle (1 wait)




(c) External read/write cycle (0 waits at $\overline{\text{WAIT}}$ pin input mode)



(d) External read/write cycle (n waits at WAIT pin input mode)



Example of wait input cycle (5 waits)



(7) Connecting external memory

Figure 3.6.1 shows an example of how to connect an external 16-bit SRAM and 16-bit NOR flash to the TMP92CH21.




Figure 3.6.1 Example of External 16-Bit SRAM and NOR Flash Connection

3.6.4 ROM Control (Page mode)

This section describes ROM page mode accessing and how to set registers. ROM page mode is set by the page ROM control register.

(1) Operation and how to set the registers

The TMP92CH21 supports ROM access of the page mode. ROM access of the page mode is specified only in block address area 2.

ROM page mode is set by the page ROM control register (PMEMCR). Setting <OPGE> of the PMEMCR register to "1" sets the memory access of the block address area to ROM page mode access.

The number of read cycles is set by the <OPWR1:0> of the PMEMCR register.

<opwr1:0></opwr1:0>	(PMEMCR	regis	ter)	

<opwr1></opwr1>	<opwr0></opwr0>	Number of Cycle in a Page
0	0	1 state (n-1-1-1 mode) (n ≥ 2)
0	1	2 state (n-2-2-2 mode) (n ≥ 3)
1	0	3 state (n-3-3-3 mode) (n ≥ 4)
1	1	(Reserved)

Note: Set the number of waits ("n") using the control register (BnCSL) in each block address area.

The page size (the number of bytes) of ROM in the CPU size is set by the <PR1:0> of the PMEMCR register. When data is read out up to the border of the set page, the controller completes the page reading operation. The start data of the next page is read in the normal cycle. The following data is set to page read again.

<PR1:0> Bit (PMEMCR register)

<pr1></pr1>	<pr0></pr0>	ROM Page Size
0	0	64 bytes
0 (//	<u> 1</u>	32 bytes
1	// 0	16 bytes (Default)
) 4	1	8 bytes




Figure 3.6.2 Page mode access Timing (8-byte example)

3.6.5 Internal Boot ROM Control

This section describes the built-in boot ROM.

For the specification of S/W in boot ROM, refer to 3.20 boot ROM sections.


(1) BOOT mode

BOOT mode is started by following AM1 and AM0 pins condition with reset.

AM1	AM0	Start mode
0	0	Don't use this setting
0	1	Start with 16-bit data bus
1	0	Start with 32-bit data bus
1	1	Start with boot (32-bit internal MROM)

(2) Boot ROM memory map

Boot ROM consists of an 8-Kbyte masked ROM and is assigned to address 3FE000H to 3FFFFFH.



(3) Reset/interrupt address conversion circuit

The Reset/interrupt vector area is assigned to FFFF00H to FFFFEFH ((A) area) in the TLCS-900/H1.

Since the boot ROM is assigned to another area, a reset/interrupt vector address conversion circuit is provided.

In BOOT mode, the reset/interrupt vector area is assigned to 3FFF00H to 3FFFEFH ((B) area). Following boot sequence, the area can be changed to (A) area by setting BROMCR<VACE> to "0". Therefore, (A) area can be used only for the application system program.

This <VACE> is initialized to "1" in BOOT mode. In any other starting mode, this register has no effect.

Note: As the last 16-byte area (FFFF0H to FFFFFH) is reserved for an emulator, this area is not changed by the <VACE> register.

TOSHIBA

(4) Bypassing boot ROM


After boot sequence in BOOT mode, an application system program may continue to run without reset asserting. In this case, an external memory which is mapped to address 3FE000H to 3FFFFFH cannot be accessed because the boot ROM is assigned.

To solve this, the internal boot ROM can be bypassed by setting BROMCR<ROMLESS> to "1".

This <ROMLESS> is initialized to "0" in BOOT mode. In any other starting mode, this register is initialized to "1".

If this register has been set to "1", writing "0" is prohibited.

		7	6	5	4	3	2	1	0
BROMCR	Bit symbol					1	JY	ROMLESS	VACE
(0167H)	Read/Write					X		R/\	N
	Reset State		/			7/		0/1	1/0
	Function							Boot ROM 0: Use 1: Bypass	Vector address conversion 0: Disable 1: Enable



3.6.6 Cautions

(1) Note on timing between \overline{CS} and \overline{RD}

If the parasitic capacitance of the $\overline{\text{RD}}$ (Read signal) is greater than that of the $\overline{\text{CS}}$ (Chip select signal), it is possible that an unintended read cycle occurs due to a delay in the read signal. Such an unintended read cycle may cause a problem, as in the case of (a) in Figure 3.6.3.




Figure 3.6.3 Read Signal Delay Read Cycle

Example: When using an externally connected NOR flash which uses JEDEC standard commands, note that the toggle bit may not be read out correctly. If the read signal in the cycle immediately preceding the access to the NOR flash does not go high in time, as shown in Figure 3.6.4, an unintended read cycle like the one shown in (b) may occur.




Figure 3.6.4 NOR Flash Toggle Bit Read Cycle

When the toggle bit is reversed by this unexpected read cycle, the CPU cannot read the toggle bit correctly since it always reads same value for the toggle bit. To avoid this phenomenon, data polling function control is recommended.

(2) Note on NAND flash area setting

Figure 3.6.5 shows a memory map for a NAND flash and RAM built-in LCD driver.

Ssince it is recommended that CS3 area be assigned to the address 000000H to 3FFFFFH, the following explanation is given.

In this case, the NAND flash and RAM built-in LCD driver overlap with CS3 area.

However, each access control circuit in the TMP92CH21 operates independently.

So, if a program on CS3 area accesses NAND flash, both $\overline{\text{CS3}}$ and NAND flash will be accessed at the same time and a problem such as data conflict will occur.

To avoid this phenomenon, it is recommended that CSO area be assigned to the 32 Kbytes of address 000000H to 007FFFH as the CSO pin will not be needed.

Since CS0 has priority over CS3, only NAND flash will be accessed correctly by this setting.

Note: In this case, the 32 Kbytes of address 000000H to 007FFFH in CS3's memory cannot be used.





Figure 3.6.5 Recommended CS3 and CS0 Setting

(3) The cautions at the time of the functional change of a $\overline{\mathrm{CSn}}$.

A chip select signal output has the case of a combination terminal with a general-purpose port function. In this case, an output latch register and a function control register are initialized by the reset action, and an object terminal is initialized by the port output ("1" or "0") by it.

Functional change

Although an object terminal is changed from a port to a chip select signal output by setting up a function control register (PnFC register), the short pulse for several ns may be outputted to the changing timing. Although it does not become especially a problem when using the usual memory, it may become a problem when using a special memory.




The measure by software

The countermeasures in S/W for avoiding this phenomenon are explained.

Since CS signal decodes the address of the access area and is generated, an unnecessary pulse is outputted by access to the object CS area immediately after setting it as a CSn function. Then, if internal area is accessed also immediately after setting a port as CS function, an unnecessary pulse will not output.

- 1. The ban on interruption under functional change (DI command)
- 2. A dummy command is added in order to carry out continuous internal access.
- (Access to a functional change register is corresponded by 16-bit command.
 (LDW command))



3.7 8-Bit Timers (TMRA)

The TMP92CH21 features 4 built-in 8-bit timers (TMRA0-TMRA3).

These timers are paired into two modules: TMRA01 and TMRA23. Each module consists of two channels and can operate in any of the following four operating modes.

- 8-bit interval timer mode
- 16-bit interval timer mode
- 8-bit programmable square wave pulse generation output mode (PPG: Variable duty cycle with variable period)
- 8-bit pulse width modulation output mode (PWM: Variable duty cycle with constant period)

Figure 3.7.1 and Figure 3.7.2 show block diagrams for TMRA01 and TMRA23.

Each channel consists of an 8-bit up counter, an 8-bit comparator and an 8-bit timer register. In addition, a timer flip-flop and a prescaler are provided for each pair of channels.

The operation mode and timer flip-flops are controlled by a five-byte SFR (special function register).

Each of the two modules (TMRA01 and TMRA23) can be operated independently. All modules operate in the same manner; hence only the operation of TMRA01 is explained here.

The contents of this chapter are as follows.

- 3.7.1 Block Diagrams
- 3.7.2 Operation of Each Circuit
- 3.7.3 SFR
- 3.7.4 Operation in Each Mode
 - (1) 8-bit timer mode
 - (2) 16-bit timer mode
 - (3) 8-bit PPG (programmable pulse generation) output mode
 - (4) 8-bit PWM (pulse width modulation) output mode
 - (5) Mode settings

Table 3.7.1 Registers and Pins for Each Module

	7 166010 011111 11091010,00		
	Module	TMRA01	TMRA23
External	Input pin for external clock	No	No
pin	Output pin for timer flip-flop	TA1OUT (Shared with PC0)	TA3OUT (Shared with PC1)
	Timer run register	TA01RUN (1100H)	TA23RUN (1108H)
SFR (Address)	Timer register	TA0REG (1102H) TA1REG (1103H)	TA2REG (110AH) TA3REG (110BH)
(Address)	Timer mode register	TA01MOD (1104H)	TA23MOD (110CH)
	Timer flip-flop control register	TA1FFCR (1105H)	TA3FFCR (110DH)

3.7.1 Block Diagrams




Figure 3.7.1 TMRA01 Block Diagram

TOSHIBA




Figure 3.7.2 TMRA23 Block Diagram

3.7.2 Operation of Each Circuit

(1) Prescalers

A 9-bit prescaler generates the input clock to TMRA01.

The clock ϕ T0 is divided into 8 by the CPU clock f_{SYS} and input to this prescaler.

The prescaler operation can be controlled using TA01RUN<TA01PRUN> in the timer control register. Setting <TA01PRUN> to "1" starts the count; setting <TA01PRUN> to "0" clears the prescaler to "0" and stops operation. Table 3.7.2 shows the various prescaler output clock resolutions.

Tal	ble 3.7.2	Prescaler Output Clock Resolution
Clock gear		Timer counter input

System clock selection	Clock gear selection		Timer counter input clock TMRA prescaler						
SYSCR1	SYSCR1	_	TAXMOD <taxclk1:0></taxclk1:0>						
<sysck></sysck>	<gear2:0></gear2:0>		φT1(1/2)	φT4(1/8)	φT16(1/32)	фТ256(1/512)			
1(fs)	_		fs/16	fs/64	fs/256	fs/4096			
	000 (1/1)		fc/16	fc/64	fc/256	fc/4096			
	001 (1/2)	1/8	fc/32	fc/128	fc/512	fc/8192			
0(fc)	010 (1/4)	1/0	fc/64	fc/256	fc/1024	fc/16384			
	011 (1/8)		fc/128	fc/512	fc/2048	fc/32768			
	100 (1/16)		fc/256	fc/1024	fc/4096	fc/65536			

xxx: Don't care

(2) Up counters (UC0 and UC1)

These are 8-bit binary counters which count up the input clock pulses for the clock specified by TA01MOD.

The input clock for UC0 is selectable and can be either the external clock input via the TAOIN pin or one of the three internal clocks φT1, φT4 or φT16. The clock setting is specified by the value set in TA01MOD<TA01CLK1:0>.

The input clock for UC1 depends on the operation mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock. In any mode other than 16-bit timer mode, the input clock is selectable and can either be one of the internal clocks φΤ1, φΤ16 or φΤ256, or the comparator output (the match detection signal) from TMRA0.

For each interval timer the timer operation controlregister TA01RUN<TA0RUN> and TA01RUN<TA1RUN> can be used to stop and clear the up counters and to control their count. A reset clears both up counters, stopping the timers.

(3) Timer registers (TA0REG and TA1REG)

These are 8-bit registers, which can be used to set a time interval. When the value set in the timer register TA0REG or TA1REG matches the value in the corresponding up counter, the comparator match detect signal goes Active. If the value set in the timer register is 00H, the signal goes Active when the up counter overflows.

TAOREG has a double buffer structure, making a pair with the register buffer.

The setting of the bit TA01RUN<TA0RDE> determines whether TA0REG's double buffer structure is enabled or disabled. It is disabled if <TA0RDE> = "0" and enabled if <TA0RDE> = "1".

When the double buffer is enabled, data is transferred from the register buffer to the timer register when a 2^n overflow occurs in PWM mode, or at the start of the PPG cycle in PPG mode. Hence the double buffer cannot be used in timer mode.

A reset initializes <TA0RDE> to "0", disabling the double buffer. To use the double buffer, write data to the timer register, set <TA0RDE> to "1", and write the following data to the register buffer. Figure 3.7.3 show the configuration of TA0REG.




Figure 3.7.3 Configuration of TA0REG

Note: The same memory address is allocated to the timer register and the register buffer.

When <TA0RDE> = 0, the same value is written to the register buffer and the timer register; when <TA0RDE> = 1, only the register buffer is written to.

The address of each timer register is as follows.

TA0REG: 001102H TA1REG: 001103H

TA2REG: 00110AH TA3REG: 00110BH

All these registers are write only and cannot be read.

(4) Comparator (CP0)

The comparator compares the value in an up counter with the value set in a timer register. If they match, the up counter is cleared to "0" and an interrupt signal (INTTA0 or INTTA1) is generated. If timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

(5) Timer flip-flop (TA1FF)

The timer flip-flop (TA1FF) is a flip-flop inverted by the match detect signals (8-bit comparator output) of each interval timer.

Whether inversion is enabled or disabled is determined by the setting of the bit TA1FFCR<TA1FFIE> in the timer flip-flops control register. A reset clears the value of TA1FF to "0". Writing "01" or "10" to TA1FFCR<TA1FFC1:0> sets TA1FF to "0" or "1". Writing "00" to these bits inverts the value of TA1FF (this is known as software inversion).

The TA1FF signal is output via the TA1OUT pin (which can also be used as PC0).

When this pin is used as the timer output, the timer flip-flop should be set beforehand using the port C function register PCCR and PCFC.


Note: When the double buffer is enabled for an 8-bit timer in PWM or PPG mode, caution is required as explained below.

If new data is written to the register buffer immediately before an overflow occurs by a match between the timer register value and the up-counter value, the timer flip-flop may output an unexpected value.

For this reason, make sure that in PWM mode new data is written to the register buffer by six cycles ($f_{SYS} \times 6$) before the next overflow occurs by using an overflow interrupt.

When using PPG mode, make sure that new data is written to the register buffer by six cycles before the next cycle compare match occurs by using a cycle compare match interrupt,

Example when using PWM mode



3.7.3 SFR

TMRA01 Run Register

TA01RUN (1100H)

	7	6	5	4	3	2	1	0	
Bit symbol	TA0RDE				I2TA01	TA01PRUN	TA1RUN	TA0RUN	
Read/Write	R/W					, R/	W		
Reset State	0				0	0	0	0	
Function	Double				IDLE2	TMRA01	UP counter	UP counter	
	buffer				0: Stop	prescaler	(UC1)	(UC0)	
	0: Disable				1: Operate	0: Stop and o	clear		
	1: Enable				_	1: Run (Count up)			

TA0REG double buffer control

TAUNEO double bullet control				
0	Disable			
1	Enable			

→Timer run/stop control

0 Stop and clear
1 Run (Count up)

Note: The values of bits 4 to 6 of TA01RUN are undefined when read.

TMRA23 Run Register

TA23RUN (1108H)

	/	7	6	5	4)3	2	7(1)/	0
Bit sy	ymbol	TA2RDE				DI2TA23	TA23PRUN	TA3RUN	TA2RUN
Read	d/Write	R/W		~	7		R	W	
Rese	et State	0		4		0	00	0	0
Func	tion	Double		7(IDLE2	TMRA23	UP counter	UP counter
		buffer			, i	0: Stop	prescaler	(UC3)	(UC2)
		0: Disable			\vee //	1: Operate	0: Stop and	clear	
		1: Enable					1: Run (Cou	nt up)	
		1					1	•	

TA2REG double buffer control

IAZINE	TAZINEO GOGDIE DUITEI GOTILIOI							
0	Disable							
1	Enable							

→Timer run/stop control

0 Stop and clear
1 Run (Count up)

Note: The values of bits 4 to 6 of TA23RUN are undefined when read.

Figure 3.7.4 TMRA01 Run Register and TMRA23 Run Register

TMRA01 Mode Register

TA01MOD (1104H)




Figure 3.7.5 TMRA Mode Register

8-bit PWM (TMRA0) 8-bit timer (TMRA1)

TMRA23 Mode Register

TA23MOD (110CH)




Figure 3.7.6 TMRA23 Mode Register

TMRA1 Flip-Flop Control Register 7 6 5 4 3 2 1 0 TA1FFCR Bit symbol TA1FFC1 TA1FFC0 TA1FFIE TA1FFIS (1105H) Read/Write R/W Reset State 0 0 Read-modify-Function TA1FF TA1FF 00: Invert TA1FF write control for inversion 01: Set TA1FF instruction inversion select is prohibited. 10: Clear TA1FF 0: Disable 0: TMRA0 11: Don't care 1: Enable 1: TMRA1 Inverse signal for timer flop-flop 1 (TA1FF) (Don't care except in 8-bit timer mode) Inversion by TMRA0 Inversion by TMRA1 Inversion of TA1FF 0 Disabled Enabled Control of TA1FF 00 Inverts the value of TA1FF 01 Sets TA1FF to "1" Clears TA1FF to "0" 10 11 Don't care

Figure 3.7.7 TMRA Flip-Flop Control Register

Note: The values of bits4 to 6 of TA1FFCR are undefined when read.

TMRA3 Flip-Flop Control Register 2 7 6 5 4 3 1 0 TA3FFCR Bit symbol TA3FFC1 TA3FFC0 **TA3FFIE TA3FFIS** (110DH) Read/Write R/W Reset State 0 0 Read-Function 00: Invert TA3FF TA3FF TA3FF modifycontrol for inversion 01: Set TA3FF inversion select instruction 10: Clear TA3FF 0: Disable 0: TMRA2 11: Don't care prohibited. 1: Enable 1: TMRA3 Inverse signal for timer flip-flop 3 (TA3FF) (Don't care except in 8-bit timer mode) Inversion by TMRA2 Inversion by TMRA3 Inversion of TA3FF 0 Disabled Enabled Control of TA3FF 00 Inverts the value of TA3FF 01 Sets TA3FF to "1" Clears TA3FF to "0" 10 11 Don't care


Note: The values of bits4 to 6 of TA3FFCR are undefined when read.

write

Figure 3.7.8 TMRA3 Flip-Flop Control Register

TMRA Register

Symbol	Address	7	6	5	4	3	2	1	0			
			_									
TA0REG	1102H				V	٧						
					Unde	efined						
					-	=	\wedge					
TA1REG	1103H		W									
			Undefined									
					=	=) \				
TA2REG	110AH		W									
				Undefined								
					-	-						
TA3REG	110BH				V	v ((
					Unde	efined	J) Y					



3.7.4 Operation in Each Mode

(1) 8-bit timer mode

Both TMRA0 and TMRA1 can be used independently as 8-bit interval timers.

1. Generating interrupts at a fixed interval (using TMRA1)

To generate interrupts at constant intervals using TMRA1 (INTTA1), first stop TMRA1 then set the operation mode, input clock and a cycle to TA01MOD and TA1REG register, respectively. Then, enable the interrupt INTTA1 and start TMRA1 counting.

Example: To generate an INTTA1 interrupt every $40 \mu s$ at $f_C = 40$ MHz, set each register as follows:

	MSB						LS	SB	
	7	6	5	4	3	2	1	0	
TA01RUN	← -	Χ	Χ	Χ	-	-	0	_	Stop TMRA1 and clear it to "0".
TA01MOD	← 0	0	Χ	Χ	0	1	_	_	Select 8-bit timer mode and select $\phi T1$ (=(16/fc)s at f _C = 40
									MHz) as the input clock.
TA1REG	← 0	1	1	0	0	1	0	0	Set TREG1 to 40 μ s ÷ ϕ T1 = 100 = 64H.
INTETA01		1	0	1	-	-	_	-	Enable INTTA1 and set it to level 5.
TA01RUN	← -	Χ	Χ	Χ	-	1	1	-<	Start TMRA1 counting.
X: Don't care,	-: No c	hang	је						

Select the input clock using Table 3.7.3.

Table 3.7.3 Selecting Interrupt Interval and the Input Clock Using 8-Bit Timer

Inpu	ut Clock	Interrupt Interval (at f _{SYS} = 20 MHz)	Resolution
φ T 1	(8/f _{SYS})	0.4 μs to 102.4 μs	0.4 μs
φΤ4	(32/f _{SYS})	1.6 μs to 409.6 μs	1.6 µs
φT16	(128/f _{SYS})	6.4 μs to 1.638 ms	6.4 μs
φT256	(2048/f _{SYS})	102.4 µs to 26.21 ms	102.4 μs

Note: The input clocks for TMRA0 and TMRA1 differ as follows:


TMRA0: Uses TMRA0 input (TA0IN) and can be selected from \$\phi T1\$, \$\phi T4\$ or \$\phi T16\$

TMRA1: Matches output of TMRA0 (TA0TRG) and can be selected from φT1, φT16, φT256

2. Generating a 50 % duty ratio square wave pulse

The state of the timer flip-flop (TA1FF1) is inverted at constant intervals and its status output via the timer output pin (TA1OUT).

Example: To output a 2.4- μ s square wave pulse from the TA1OUT pin at fC = 40 MHz, use the following procedure to make the appropriate register settings. This example uses TMRA1; however, either TMRA0 or TMRA1 may be used.






Figure 3.7.10 Square Wave Output Timing Chart (50 % Duty)

3. Making TMRA1 count up on the match signal from the TMRA0 comparator Select 8-bit timer mode and set the comparator output from TMRA0 to be the input clock to TMRA1.




Figure 3.7.11 TMRA1 Count Up on Signal from TMRA0

(2) 16-bit timer mode

A 16-bit interval timer is configured by pairing the two 8-bit timers TMRA0 and TMRA1.

To make a 16-bit interval timer in which TMRA0 and TMRA1 are cascaded together, set TA01MOD<TA01M1:0> to "01".

In 16-bit timer mode, the overflow output from TMRA0 is used as the input clock for TMRA1, regardless of the value set in TA01MOD<TA01CLK1:0>. Table 3.7.2 shows the relationship between the timer (interrupt) cycle and the input clock selection.

To set the timer interrupt interval, set the lower eight bits in timer register TAOREG and the upper eight bits in TA1REG. Be sure to set TA0REG first (as entering data in TA0REG temporarily disables the compare, while entering data in TA1REG starts the compare).

Setting example: To generate an INTTA1 interrupt every 0.4~s at $f_C = 40~MHz$, set the timer registers TA0REG and TA1REG as follows:

If ϕ T16 (=(256/fc)s at f_C = 40 MHz) is used as the input clock for counting, set the following value in the registers: 0.4 s ÷ =(256/fc)s = 62500 = F424H; e.g. set TA1REG to F4H and TA0REG to 24H.

TOSHIBA

The comparator match signal is output from TMRA0 each time the up counter UC0 matches TA0REG, though the up counter UC0 is not cleared.

In the case of the TMRA1 comparator, the match detect signal is output on each comparator pulse on which the values in the up counter UC1 and TA1REG match. When the match detect signal is output simultaneously from both the comparator TMRA0 and TMRA1, the up counters UC0 and UC1 are cleared to "0" and the interrupt INTTA1 is generated. Also, if inversion is enabled, the value of the timer flip-flop TA1FF is inverted.




Figure 3.7.12 Timer Output by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable pulse generation) output mode

Square wave pulses can be generated at any frequency and duty ratio by TMRA0. The output pulses may be active low or active high. In this mode TMRA1 cannot be used.

TMRA0 outputs pulses on the TA1OUT pin (which can also be used as PC0).




Figure 3.7.13 8-Bit PPG Output Waveforms

In this mode a programmable square wave is generated by inverting the timer output each time the 8-bit up counter (UCO) matches the value in one of the timer registers TA0REG or TA1REG.

The value set in TA0REG must be smaller than the value set in TA1REG.

Although the up counter for TMRA1 (UC1) is not used in this mode, TA01RUN<TA1RUN> should be set to "1" so that UC1 is set for counting.

Figure 3.7.14 shows a block diagram representing this mode.




Figure 3.7.14 Block Diagram of 8-Bit PPG Output Mode

If the TAOREG double buffer is enabled in this mode, the value of the register buffer will be shifted into TAOREG each time TA1REG matches UCO.

Use of the double buffer facilitates the handling of low duty waves (when duty is varied).




Figure 3.7.15 Operation of Register Buffer

TOSHIBA

TMP92CH21

Example: To generate 1/4 duty 62.5 kHz pulses (at $f_C = 40$ MHz) Calculate the value which should be set in the timer register. To obtain a frequency of 62.5 kHz, the pulse cycle t should be: t = 1/62.5 kHz = 16 μ s ϕ T1 (=(16/fc)s (at f_C = 40 MHz); $16 \mu s \div (16/fc)s = 40$ Therefore set TA1REG to 40 (28H) The duty is to be set to 1/4: $t \times$ 1/4 = 16 $\mu s \times$ 1/4 = 4 μs $4 \mu s \div (16/fc)s = 10$ Therefore, set TA0REG = 10 = 0AH. TA01RUN Stop TMRA0 and TMRA1 and clear it to "0". TA01MOD Set the 8-bit PPG mode, and select oT1 as input clock. Write 0AH. TA0REG TA1REG Write 28H. 0 0 0 TA1FFCR Set TA1FF, enabling both inversion and the double buffer. 10 generates a negative logic pulse. **PCCR** Set PC0 as the TA1OUT pin. **PCFC** Start TMRA0 and TMRA1 counting. TA01RUN X: Don't care, -: No change

(4) 8-bit PWM output mode

Value set in TA0REG $\neq 0$

This mode is only valid for TMRA0. In this mode, a PWM pulse with the maximum resolution of 8 bits can be output.

When TMRA0 is used the PWM pulse is output on the TA1OUT pin (which is also used as PC1). TMRA1 can also be used as an 8-bit timer.

The timer output is inverted when the up counter (UC0) matches the value set in the timer register TA0REG or when 2^n counter overflow occurs (n = 6, 7 or 8 as specified by TA01MOD<PWM01:00>). The up counter UC0 is cleared when 2^n counter overflow occurs. The following conditions must be satisfied before this PWM mode can be used.

Value set in TA0REG < value set for 2ⁿ counter overflow

TAOREG and UCO match

2ⁿ
overflow
(INTTAO interrupt)

TA1OUT

Figure 3.7.16 8-Bit PWM Waveforms

Figure 3.7.17 shows a block diagram representing this mode.




Figure 3.7.17 Block Diagram of 8-Bit PWM Mode

In this mode the value of the register buffer will be shifted into TAOREG if 2ⁿ overflow is detected when the TAOREG double buffer is enabled.

Use of the double buffer facilitates the handling of low duty ratio waves.





Figure 3.7.18 Register Buffer Operation

Example: To output the following PWM waves on the TA1OUT pin (at fc = 40 MHz).



To achieve a 51.2- μ s PWM cycle by setting ϕ T1 (= (16/fc)s (@f_C = 40 MHz):


51.2 μ s ÷ (16/fc)s = 128

 $2^n = 128$

Therefore n should be set to 7.

Since the low level period is 36.0 us when ϕ T1 = (16/fc)s set the following value for TREG0:

 $36.0 \ \mu s \div (16/fc)s = 90 = 5AH$



Stop TMRA0 and clear it to 0

Select 8-bit PWM mode (cycle: 2^7) and select ϕ T1 as the input clock.

Write 5AH.

Clear TA1FF to 0, enable the inversion and double buffer.

Set PC0 as the TA1OUT pin.

Start TMRA0 counting.

Table 3.7.4 PWM Cycle

				PWM cycle								
System clock	Clock gear			TAxxMOD <pwmx1:0></pwmx1:0>								
SYSCR0	SYSCR1	-	2 ⁶ (x64) TAxxMOD <taxclk1:0></taxclk1:0>				2 ⁷ (x128)		2 ⁸ (x256)			
<sysck></sysck>	<gear2:0></gear2:0>					TAxxN	TAxxMOD <taxclk1:0></taxclk1:0>			TAxxMOD <taxclk1:0></taxclk1:0>		
			φT1(x2)	φT4(x8)	φT16(x32)	φT1(x2)	φT4(x8)	φT16(x32)	φT1(x2)	φT4(x8)	φT16(x32)	
1(fs)	-		1024/fs	4096/fs	16384/fs	2048/fs	8192/fs	32768/fs	4096/fs	16384/fs	65536/fs	
	000(x1)		1024/fc	4096/fc	16384/fc	2048/fc	8192/fc	32768/fc	4096/fc	16384/fc	65536/fc	
	001(x2)	×8	2048/fc	8192/fc	32768/fc	4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc	
0(fc)	010(x4)	^0	4096/fc	16384/fc	65536/fc	8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc	
	011(x8)		8192/fc	32768/fc	131072/fc	16384/fc	65536/fc	262144/fc	32768/fc	131072/fc	524288/fc	
	100(x16)		16384/fc	65536/fc	262144/fc	32768/fc	131072/fc	524288/fc	65536/fc	262144/fc	1048576/fc	

(5) Settings for each mode

Table 3.7.5 shows the SFR settings for each mode.

Table 3.7.5 Timer Mode Setting Registers

Register name		0,6	TA1FFCR		
<bit symbol=""></bit>	<ta01m1: 0=""></ta01m1:>	TA01I <pwm01: 00=""></pwm01:>	<ta1clk1: 0=""></ta1clk1:>	<ta0clk1: 0=""></ta0clk1:>	<ta1ffis></ta1ffis>
Function	Timer Mode	PWM Cycle	Upper Timer Input Clock	Lower Timer Input Clock	Timer F/F Invert Signal Select
8-bit timer × 2 channels	00		Lower timer match, \$\phi\$T1, \$\phi\$T16, \$\phi\$T256 (00, 01, 10, 11)	External clock, \$\phi T_1, \$\phi T_4, \$\phi T_16\$ (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
16-bit timer mode	01		-	External clock, \$\phi T1, \$\phi T4, \$\phi T16\$ (00, 01, 10, 11)	_
8-bit PPG × 1 channel	10	<u> </u>		External clock, \$\phi T1, \$\phi T4, \$\phi T16\$ (00, 01, 10, 11)	_
8-bit PWM × 1 channel	11	2 ⁶ , 2 ⁷ , 2 ⁸ (01, 10, 11)		External clock, \$\phi T1, \$\phi T4, \$\phi T16\$ (00, 01, 10, 11)	_
8-bit timer × 1 channel	11		φT1, φT16, φT256 (01, 10, 11)	-	Output disabled



3.8 External Memory Extension Function (MMU)

By providing 3 local areas, the MMU function allows for the expansion of the program/data area up to 512 Mbytes.

The recommended address memory map is shown in Figure 3.8.1 and Figure 3.8.2.

However, when the memory used is less than 16 Mbytes, it is not necessary to set the MMU register. In this case, please refer to the Memory Controller section.

An area which can be set as a bank is called a local area. Since the address for local areas is fixed, it cannot be changed.

It is not possible for a program to branch between different banks of the same local area.

The TMP92CH21 has the following external pins for memory LSI connection.

Address bus: EA25, EA24 and A23 to A0

Chip select: CSO to CS3, CSZA to CSZF, SDCS NDOCE and ND1CE


Data bus: D31 to D0

3.8.1 Recommended Memory Map

Figure 3.8.1 shows one recommended address memory map. This is for maximum expanded memory size and for a system in which an internal boot ROM with NAND flash is not needed.

Figure 3.8.3 also shows a recommended address memory map for a simple memory system such as an internal boot ROM with NAND flash and SDRAM.





Note: $\overline{\text{CSZA}}$ is a chip select for not only bank 0 to 15 of LOCAL-Z but also COMMON-Z.

Figure 3.8.1 Recommended Memory Map for Maximum Specification (Logical address)




Figure 3.8.2 Recommended Memory Map for Maximum Specification (Physical address)




Figure 3.8.3 Recommended Memory Map for Simple System (Logical address)




Figure 3.8.4 Recommended Memory Map for Simple System (Physical address)

3.8.2 Control Registers

There are 12 MMU registers, covering 4 functions (program, data read, data write and LCDC display data), in each of 3 local areas (Local-X, Y and Z), providing easy data access.

(Instructions for use)

First, set the enable register and bank number for each LOCAL register.

The relevant pin and memory settings should then be set to the ports and memory controller.

When the CPU or LCDC outputs a local area logical address, the MMU converts and outputs this to the physical address according to the bank number. The physical address bus is output to the external address bus pin, thereby enabling access to external memory.

- Note 1: Since the common area cannot be used as local area, do not set a bank number to LOCAL register which overlaps with the common area.
- Note 2: Changing program BANK number (LOCALPX, Y or Z) is disabled in the LOCAL area. The program bank setting for each local area must be changed in the common area. (But bank setting of read data, write data and data for LCD display can be changed in the local area.)
- Note 3: After data bank number register (LOCALRn, LOCALWn or LOCALLn; where "n" means X, Y or Z) is set by an instruction, do not access its memory by the following instruction because several clocks are required for effective MMU setting. For this reason, insert between them a dummy instruction which accesses SFR or another memory, as in the following example.

(Example)

```
      Id
      xix, 200000H

      Id
      (localrx), 81H

      Id
      wa, (localrx)

      ∴
      Inserted dummy instruction which accesses SFR

      Id
      wa, (xix)

      ;
      Instruction which reads BANK 1 of LOCAL-X area.
```

Note 4: When LOCAL-Z area is used, chip select signal CSZA should be assigned to P82 pin.

In this case, CSZA works as chip select signal for not only BANK 0 to 15 but also COMMON-Z.

The following setting after reset is required before setting Port82.

```
ld
         (localpz), 80H
                                     LOCAL-Z bank enable for program
         (localrz), 80H
ld
                                     LOCAL-Z bank enable for data read
bk
         (localwz), 80H
                                     LOCAL-Z bank enable for data write
                                                                                 (*1)
                                     LOCAL-Z bank enable for LCD display memory (*2)
Ιd
         (locallz), 80H
ld'
         (p8fc), ----B;
                                     Set P82 pin to CSZA output
ĺd
         (p8fc2), ----1-B;
```

- (*1) If COMMON-Z area is not used as data write memory, this setting is not required.
- (*2) If COMMON-Z area is not used as LCD display memory, this setting is not required.

(1) Program bank register

The bank number used as program memory is set to these registers. It is not possible to change program bank number in the same local area.

LOCAL-X Register for Program

LOCALPX (01D0H)

	7	6	5	4	3	2	1	0	
Bit symbol	LXE			X4	Х3	X2	X1	X0	
Read/Write	R/W			R/W					
Reset State	0			0	0	O O	0	0	
	Bank for LOCAL-X 0: Disable 1: Enable			Specify the bank number for the LOCAL-X area (Since bank 0 is overlapping with the COMMON area, this filed must not be specified as 0.)					

LOCAL-Y Register for Program

LOCALPY (01D1H)

	7	6	5	4 (3)	2	Z(1)	0
Bit symbol	LYE			Y4 Y3	Y2	Y1	Y0
Read/Write	R/W				R/W	\bigcirc	
Reset State	0			0 0	9	(0)	0
Function	Bank for LOCAL-Y 0: Disable 1: Enable		<	Specify the bank (Since bank 3 is overlap must n	/ ~/	e COMMON area	

LOCAL-Z Register for Program

LOCALPZ (01D3H)

	7	6	(5)	> 4 //	3	2	1	0		
Bit symbol	LZE	Z6	Z5	Z4	Z3 \	Z2	Z1	Z0		
Read/Write	R/W	((R/W/					
Reset State	0	0	0	0	0	0	0	0		
Function	Bank for									
	LOCAL-Z		Specify the bank number for the LOCAL-Z area							
	0: Disable	(Since bank	(Since bank 3 is overlapping with the COMMON area, this filed must not be specified as 3.)							
	1: Enable /	Ω/Λ			~					

TOSHIBA

(2) LCD Display bank register

The bank number used as LCD display memory is set to these registers. Since the bank registers for CPU and LCDC are prepared independently, the bank number for CPU (Program, Read data or Write data) can be changed during LCD display.

			LOCAL-X	Register fo	r LCDC Dis	splay Data			
		7	6	5	4	3	2	1	0
LOCALLX	Bit symbol	LXE			X4	Х3	X2) X1	X0
(01D4H)	Read/Write	R/W					R/W		
	Reset State	0			0	_0_	(//0	0	0
	Function	Bank for LOCAL-X 0: Disable 1: Enable			(Since ban	k 0 is overlapp must no	number for the bing with the C ot be specified	COMMON are	
	_		LOCAL-Y	Register fo	r LCDC Diş	play Data			·
		7	6	5	4	3	2	1	0
LOCALLY	Bit symbol	LYE			Y4((/)	/ \\Y3	_ Y2 ()) Y1	Y0
(01D5H)	Read/Write	R/W					R/W	(1/1)	
	Reset State	0			0	0	0	76/	0
	Function Bank for LOCAL-Y 0: Disable 1: Enable Specify the bank number for the LOCAL-Y area (Since bank 3 is overlapping with the COMMON area, this filed must not be specified as 3.) LOCAL-Z Register for LCDC Display Data								
		I	1	(3)	r LCDC Dis				
		7	6	5	4 <<	3 \	2	1	0
LOCALLZ	Bit symbol	LZE	Z6 (Z5	Z4	Z3 //	Z2	Z1	Z0
(01D7H)	Read/Write	R/W				R/W			
	Reset State	0	0 7	0	0 🔨	0	0	0	0
	Function	Bank for LOCAL-Z 0: Disable 1: Enable	(Since bank		ecify the bank bing with the C				cified as 3.)
				\Rightarrow					

(3) Read data bank register

The bank register number used as read data memory is set to these registers. The following is an example where the read data bank register of LOCAL-X is set to "1". When "ld wa, (xix)" instruction is executed, the bank becomes effective only at the read cycle for xix address.

(Example)		
	ld	xix, 200000h	;
	ld	(localrx), 81h	; Set Read data bank.
	<u>ld</u>	wa, (localrx)	; < Insert dummy instruction which accesses
$\underline{\mathrm{SFR}}$			
	ld	wa, (xix)	; Read bank1 of LOCAL-X area

LOCAL-X Register for Read Data

LOCALRX
(01D8H)

	7	6	5	4 3	2 1	0
Bit symbol	LXE			X4 X3	X2 X1)	X0
Read/Write	R/W				R/W	
Reset State	0			0 0	0 0	0
	Bank for LOCAL-X 0: Disable 1: Enable			(Since bank 0 is overlap	number for the LOCAL-X a ping with the COMMON are of be specified as 0.)	

LOCAL-Y Register for Read Data

LOCALRY (01D9H)

	7	6 /	5	4	3))	2	1	0
Bit symbol	LYE		\mathcal{A}	Y4	Y3/	Y2	Y1	Y0
Read/Write	R/W	A		\wedge		R/W		
Reset State	0	\mathcal{A}		0	0	0	0	0
	Bank for LOCAL-Y 0: Disable 1: Enable		(k 3 is overlap		ne LOCAL-Y a COMMON are d as 3.)	

LOCAL-Z Register for Read Data

LOCALRZ (01DBH)

		6	5	> 4	3	2	1	0	
Bit symbol	LZE	Z6	Z 5	Z4	Z3	Z2	Z1	Z0	
Read/Write	R/W				R/W				
Reset State		0	0	0	0	0	0	0	
Function	Bank for	d							
	LOCAL-Z	Specify the bank number for the LOCAL-Z area							
	0: Disable	(Since bank	3 is overlapp	ing with the C	OMMON area	a, this filed mu	ust not be spe	cified as 3.)	
	1. Fnoklá								

TOSHIBA

(4) Write data bank register

ld

0: Disable

1: Enable

wa, (xix)

The bank number used as write data memory is set to these registers. The following is an example where the data bank register of LOCAL-X is set to "1". When "ld (xix), wa" instruction is executed, the bank becomes effective only at the write cycle for xix address.

(Example) ld xix, 200000h ld (localx), 81h ; Set write data bank. wa, (localwx) ; <--Insert dummy instruction which accesses ld SFR ; Write to bank 1 of LOCAL-X area

LOCAL-X Register for Write Data

LOCALWX	
(01DCH)	

	7	6	5	4 3	2	0
Bit symbol	LXE			X4 X3	X2 (X1)	X0
Read/Write	R/W				R/W	
Reset State	0			0 0	0 0	0
Function	Bank for LOCAL-X 0: Disable 1: Enable			(Since bank 0 is overlap	number for the LOCAL-X a ping with the COMMON are of be specified as 0.)	

LOCAL-Y Register for Write Data

LOCALWY (01DDH)

	7	6	5	4	3))	2	1	0
Bit symbol	LYE		1	Y4	Y3	Y2	Y1	Y0
Read/Write	R/W	A		\wedge	~	R/W		
Reset State	0	#		0	0	0	0	0
	Bank for LOCAL-Y 0: Disable 1: Enable		~ ((k 3 is overlapp		ne LOCAL-Y a COMMON are d as 3.)	

LOCAL-Z Register for Write Data

LOCALWZ (01DFH)

	7	6	5	<i>→</i> 4	3	2	1	0
Bit symbol/>	LZE	Z6	Z5	Z4	Z3	Z2	Z1	Z0
Read/Write	R/W	<			R/W			
Reset State		0	0	0	0	0	0	0
. \ \ \	Bank for LOCAL-Z		Spe	ecify the bank	number for th	ne LOCAL-Z a	rea	

(Since bank 3 is overlapping with the COMMON area, this filed must not be specified as 3.)

3.8.3 Setting Example

Below is a setting example.

No.	Used as	Memory	Setting	MMU Area	Logical Address	Physical Address
					Address	Address
(a)	Main routine	NOR flash (16 Mbytes,	CSZA , 32 bits,	COMMON-Z	C00000H to	FFFFFH
(b)	Character ROM	1 pcs)	1 wait	Bank 0 in LOCAL-Z	800000H to BFFFFFH	000000H to 3FFFFFH
(c)	Sub routine	SRAM	CS1 , 16 bits,	Bank 0 in LOCAL-Y	400000H to 5FFFFFH	000000H to 1FFFFFH
(d)	LCD display RAM	(16 Mbytes, 1 pcs)	0 waits	Bank 1 in LOCAL-Y		200000H to 3FFFFFH
(e)	Stack RAM	Internal RAM (16 Kbytes)	- (32 bits, 1 clock)	Bank 2 in LOCAL-Y	002000H to	005FFFH

(a) Main routine (COMMON-Z)

	ı		(1-1)	
Logical	Physical	No	Instruction	
Address	Address	No	instruction	Comment
		1	org C00000H	
C00000H	← (Same)	2	ldw (mamr2), 80FFH	; CS2 800000-FFFFFF/8 Mbytes
C000xxH	←	3	ldw (b2csl), C222H	; CS2 32-bit ROM, 1 wait
		4	ldw (mamr1), 40FFH	; CS1 400000-7FFFFF/4 Mbytes
		5	ldw (b1csl), 8111H	; CS1 16-bit RAM, 0 waits
		5.1	ld (localpz), 80H	; LOCAL-Z bank enable for program
		5.2	ld (localrz), 80H	; LOCAL-Z bank enable for data read
		6	ld (p8fc), 02H	; P81: CS1
		7	ld (p8fc2), 04H	; P82: CSZA
		8	ld (pjfc), 07H	; PJ2: SRWR , PJ1: SRLUB , PJ0: SRLLB
		9	ld xsp, 6000H	; Stack pointer = 6000H
		10	ld (localpy), 80H	; BANK 0 in LOCAL-Y is set as program for sub routine
		11/		;
C000yyH	←)	12	call 400000H	; Call sub routine
		⁷ 13		;
		14		•
		15		;

- Instructions from No.2 to No.8 are settings for ports and memory controller.
- No.9 is a setting for stack pointer. It is assigned to internal RAM.
- No.10 is a setting to execute No.12's instruction.
- No.12 is an instruction to call sub routine. When CPU outputs 400000H address, this MMU will convert and output 000000H address to external address bus: A23 to A0. And CS1 for SRAM will be asserted because its logical address is in the CS1area at the same time. These instructions allow the CPU to branch to sub routine.

(Note) This example assumes a sub routine program is already written on SRAM.

(h)	Subr	outine	(Bank	n ir	LOC	(V- TA
(D)	Sub r	outine	voank	CUIT	ロコンノン	41.5 Y /

Logical Address	Physical Address	No		Instruction	Comment
		16	org	400000H	•
400000H	000000H	17	ld	(localwy), 81H	; BANK 1 in LOCAL-Y is set as write data for LCD display RAM
4000xxH	0000xxH	18	ld	(locally), 81H	; BANK 1 in LOCAL-Y is set as LCD display data for LCD display RAM
		19	ld	(localrz), 80H	; BANK 0 in LOCAL-Z is set as read data for character ROM
		20	ld	xiy, 800000H	; Index address register to read character ROM
		21	ld	wa, (xiy)	; Reading character ROM
		22	:		; Convert it to display data
		23	ld /	(localpy) , 82H	; \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\
		24	ld	xix, 400000H	index address register to write LCD display data
		25	ld	(xix), bc	; Writing LCD display data
		26	:	(07)	; Setting LCD controller
		27	:		
		28	ld	xiz, 400000H	; Setting LCD start address to LCDC
		29	ld	(Isarcl), xiz	
		30	ld	(lcdctl0), 01H	; Start LCD display operation
		31	:		
5000yyH	1000yyH	32	ret		(7/4

- No.17 and No.18 are settings for BANK 1 of LOCAL-Y. In this case, LCD display data is written to SRAM by CPU.
 - So, (LOCALWY) and (LOCALLY) should be set to the same BANK 1.
- No.19 is a setting for BANK 0 of LOCAL-Z to read data from character ROM.
- No.20 and No.21 are instructions to read data from character ROM. When CPU outputs 800000H address, this MMU will convert and output 000000H address to external address bus: A23 to A0. And CSZA for NOR flash will be asserted because its logical address is in the CS2 area at the same time.
 - These instructions allow the CPU to read data from character ROM.
- No.23 is an instruction which changes the program BANK number in the local area. <u>This setting is disabled.</u>
- No.24 and No.25 are instructions to write data to SRAM. When CPU outputs 400000H address, this MMU will convert and output 200000H address to external address bus: A23 to A0. And CS1 for SRAM will be asserted because its logical address is in the CS1 area at the same time.
 - These instructions allow the CPU to write data to SRAM.
- No.28 and No.29 are settings to set LCD starting address to LCD controller. When LCDC outputs 400000H address in DMA cycle, this MMU will convert and output 200000H address to external address bus: A23 to A0. And CS1 for SRAM will be asserted because its logical address is in the CS1 area at the same time.
 - These instructions allow the LCDC to read data from SRAM.
- No.30 is an instruction to start LCD display operation.

3.9 Serial Channels

The TMP92CH21 includes 2 serial I/O channels. For each channel, either UART mode (asynchronous transmission) or I/O interface mode (synchronous transmission) can be selected.

I/O interface mode — Mode 0: For transmitting and receiving I/O data using the synchronizing signal SCLK for extending I/O.

UART mode — Mode 1: 7-bit data

Mode 2: 8-bit data

Mode 3: 9-bit data

In mode 1 and mode 2 a parity bit can be added. Mode 3 has a wakeup function for making the master controller start slave controllers via a serial link (a multi controller system).

Figure 3.9.2, Figure 3.9.3 are block diagrams for each channel.

Each channel can be used independently.

Each channel operates in the same fashion except for the following points; hence only the operation of channel 0 is explained below.

Table 3.9.1 Differences between Channels 0 to 1

	Channel 0	Channel 1
Pin name	TXD0 (P90 or PF0) RXD0 (P91 or PF1) CTS0 , SCLK0 (P92 or PF2)	TXD1 (PF0) RXD1 (PF1) CTS1, SCLK1 (PF2)
IrDA mode	Yes	No

This chapter contains the following sections:

- 3.9.1 Block diagram
- 3.9.2 Operation of each circuit
- 3.9.3 SFR
- 3.9.4 Operation in each mode
- 3.9.5 Support for IrDA mode

Mode 0 (I/O interface mode) Bit0 1 2 6 Transfer direction Mode 1 (7-bit UART mode) Bit0 No parity Stop Parity Bit0 Parity Stop 6 Mode 2 (8-bit UART mode) No parity Bit0 Start A

Start

Wakeup

Bit0

When bit8 = 1, Address (Select code) is denoted.
When bit8 = 0, Data is denoted.

6

Bit8 Stop

Figure 3.9.1 Data Formats

3.9.1 Block Diagrams




Figure 3.9.2 Block Diagram of Serial Channel 0

TOSHIBA




Figure 3.9.3 Block Diagram of Serial Channel 1

3.9.2 Operation for Each Circuit

(1) SIO Prescaler and prescaler clock select

There is a 6-bit prescaler for waking serial clock.

The prescaler can be run by selecting the baud rate generator as the waking serial clock.

Table 3.9.2 shows prescaler clock resolution into the baud rate generator.

Table 3.9.2 Prescaler Clock Resolution to Baud Rate Generator

System clock selection SYSCR1	Clock gear selection SYSCR1	-	Baud	rate gener SIO pre BROCR <bf< th=""><th></th><th>lock</th></bf<>		lock
<sysck> <gear2:0></gear2:0></sysck>			φТ0	φT2(1/4)	φT8(1/16)	φT32(1/64)
1 (fs)	-		fs/8	fs/32	fs/128	fs/512
	000(1/1)		fc/8	fc/32	fc/128	fc/512
	001(1/2)	1/8	fc/16	fc/64	fc/256	fc/1024
0 (fc)	010(1/4)	1/0	fc/32	fc/128	fc/512	fc/2048
	011(1/8)		fc/64	fc/256	fc/1024	fc/4096
	100(1/16)		fc/128	fc/512	fc/2048	fc/8192

The baud rate generator selects between 4 clock inputs: $\phi T0$, $\phi T2$, $\phi T8$, and $\phi T32$ among the prescaler outputs.

(2) Baud rate generator

The baud rate generator is a circuit which generates transmission and receiving clocks that determine the transfer rate of the serial channels.

The input clock to the baud rate generator, $\phi T0$, $\phi T2$, $\phi T8$ or $\phi T32$, is generated by the 6-bit SIO prescaler, which is shared by the timers. One of these input clocks is selected using the BR0CR<BR0CK1:0> field in the baud rate generator control register.

The baud rate generator includes a frequency divider, which divides the frequency by 1 or N + (16 - K)/16 or 16 values, thereby determining the transfer rate.

The transfer rate is determined by the settings of BR0CR<BR0ADDE, BR0S3:0> and BR0ADD<BR0K3:0>.

- In UART mode
- (1) When BR0CR < BR0ADDE > = 0

The settings BR0ADD
 R0K3:0> are ignored. The baud rate generator divides the selected prescaler clock by N, which is set in BR0CK
 R0S3:0>. (N = 1, 2, 3 ...16)

(2) When BROCR < BROADDE > = 1

The N + (16 - K)/16 division function is enabled. The baud rate generator divides the selected prescaler clock by N + (16 - K)/16 using the value of N set in BR0CR<BR0S3:0> (N = 2, 3...15) and the value of K set in BR0ADD<BR0K3:0> (K = 1, 2, 3...15)

Note: If N = 1 or N = 16, the N + (16 - K)/16 division function is disabled. Set BR0CR<BR0ADDE> to 0.

• In I/O interface mode

The N + (16 - K)/16 division function is not available in I/O interface mode. Set BR0CR<BR0ADDE> to 0 before dividing by N.

The method for calculating the transfer rate when the baud rate generator is used is explained below.

• In UART mode

• In I/O interface mode

Baud rate = $\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 2$



• Integer divider (N divider)

For example, when the source clock frequency (f_C) is 39.3216 MHz, the input clock is ϕ T2 (f_C/32), the frequency divider N (BR0CR<BR0S3:0>) = 8, and BR0CR<BR0ADDE> = 0, the baud rate in UART mode is as follows:

Baud rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 16$$
$$= \frac{\text{fc/32}}{8} \div 16$$

$$=39.3216 \times 10^6 \div 16 \div 8 \div 16 = 9600 \text{ (bps)}$$

Note: The N + (16 - K)/16 division function is disabled and setting BR0ADD<BR0K3:0> is invalid.

• N + (16 - K)/16 divider (UART mode only)

Accordingly, when the source clock frequency (fc) = 31.9488 MHz, the input clock is ϕ T2 (fc/32), the frequency divider N (BR0CR<BR0S3:0>) = 6, K (BR0ADD<BR0K3:0>) = 8, and BR0CR<BR0ADDE> = 1, the baud rate in UART mode is as follows:

Baud rate =
$$\frac{\text{Input clock of baud rate generator}}{\text{Frequency divider for baud rate generator}} \div 16$$

$$= \frac{\text{fc /32}}{6 + \underbrace{(16 - 8)}_{16}} \div 16$$

$$= 31.9488 \times 10^{6} \div 16 \div (6 + \frac{8}{16}) \div 16 = 9600 \text{ (bps)}$$

Table 3.9.3 show examples of UART mode transfer rates.

Additionally, the external clock input is available in the serial clock. (Serial channels 0 and 1). The method for calculating the baud rate is explained below:

In UART mode

Baud rate = external clock input frequency ÷ 16

It is necessary to satisfy (External clock input cycle) $\geq 4/f_{SYS}$

In I/O interface mode

Baud rate = external clock input frequency

It is necessary to satisfy (External clock input cycle) ≥ 16/f_{SYS}

Table 3.9.3 Selection of Transfer Rate (1) (when baud rate generator is used and BR0CR<BR0ADDE> = 0)

Unit (Kbps)

					Orne (rapo)
f _{SYS} [MHz]	Input Clock Frequency Divider	φT0 (f _{SYS} /4)	φT2 (f _{SYS} /16)	φT8 (f _{SYS} /64)	φT32 (f _{SYS} /256)
9.8304	2	76.800	19.200	4.800	1.200
↑	4	38.400	9.600	2.400	0.600
↑	8	19.200	4.800	1,200	0.300
↑	10	9.600	2.400	0.600	0.150
12.2880	5	38.400	9.600	2.400	0.600
↑	A	19.200	4.800	1.200	0.300
14.7456	2	115.200	28.800	7.200	1,800
↑	3	76.800 <	19.200	4.800	1.200
↑	6	38.400	9.600	2.400	0.600
↑	С	19.200	4.800	1.200	0.300
19.6608	1	307.200	76.800	19.200	4.800
↑	2	153.600	38.400	9.600	2.400
↑	4	76.800	19.200	4.800	1.200
↑	8 <	38.400	9.600	2.400	0.600
↑	10	19,200	4.800	1.200	0.300
22.1184	3	115.200	28.800//	7.200	1.800
24.5760	1	384.000	96.000	24.000	6.000
<u></u>	2	192.000	48.000	12.000	3.000
↑	4	96.000	24.000	6.000	1.500
↑	5 (())	76.800	19.200	4.800	1.200
<u></u>	8	48.000	12.000	3.000	0.750
↑	(A)	38.400	9.600	2.400	0.600
\uparrow	10	24.000	6.000	1.500	0.375

Note: Transfer rates in I/O interface mode are eight times faster than the values given above.

In UART mode, TMRA match detect signal (TA0TRG) can be used for serial transfer clock.

Method for calculating the timer output frequency which is needed when outputting trigger of timer

TA0TRG frequency = Baud rate \times 16

Note: The TMRA0 match detect signal cannot be used as the transfer clock in I/O Interface mode.

(3) Serial clock generation circuit

This circuit generates the basic clock for transmitting and receiving data.

In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the basic clock is generated by dividing the output of the baud rate generator by 2, as described previously.

In SCLK input mode with the setting SC0CR<IOC> = 1, the rising edge or falling edge will be detected according to the setting of the SC0CR<SCLKS> register to generate the basic clock.

• In UART mode

The SCOMODO<SC1:0> setting determines whether the baud rate generator clock, the internal clock f_{IO}, the match detect signal from TMRA0 or the external clock (SCLK0) is used to generate the basic clock SIOCLK.

(4) Receiving counter

The receiving counter is a 4-bit binary counter used in UART mode, which counts up the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data; each data bit is sampled three times, on the 7th, 8th and 9th clock cycles.

The value of the data bit is determined from these three samples using the majority rule.

For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is taken to be 0.

(5) Receiving control

In I/O interface mode

In SCLK output mode with the setting SCOCR<IOC> = 0, the RXD0 signal is sampled on the rising edge or falling of the shift clock, which is output on the SCLK0 pin, according to the SCOCR<SCLKS> setting.

In SCLK input mode with the setting SC0CR<IOC> = 1, the RXD0 signal is sampled on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS> setting.

In UART mode

The receiving control block has a circuit which detects a start bit using the majority rule. Received bits are sampled three times; when two or more out of three samples are 0, the bit is recognized as the start bit and the receiving operation commences.

The values of the data bits that are received are also determined using the majority rule.

(6) The receiving buffers

To prevent overrun errors, the receiving buffers are arranged in a double buffer structure.

Received data is stored one bit at a time in receiving buffer 1 (which is a shift register). When 7 or 8 bits of data have been stored in receiving buffer 1, the stored data is transferred to receiving buffer 2 (SC0BUF); this causes an INTRX0 interrupt to be generated. The CPU only reads receiving buffer 2 (SC0BUF). Even before the CPU reads receiving buffer 2 (SC0BUF), the received data can be stored in receiving buffer 1. However, unless receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of receiving buffer 1 will be lost, although the contents of receiving buffer 2 and SC0CR<RB8> will be preserved.

SCOCR<RB8> is used to store either the parity bit – added in 8-bit UART mode – or the most significant bit (MSB) – in 9-bit UART mode.

In 9-bit UART mode the wakeup function for the slave controller is enabled by setting SC0MOD0<WU> to 1; in this mode INTRX0 interrupts occur only when the value of SC0CR<RB8> is 1.

SIO interrupt mode is selectable by the register SIMC

(7) Transmission counter

The transmission counter is a 4-bit binary counter used in UART mode and which, like the receiving counter, counts the SIOCLK clock pulses; a TXDCLK pulse is generated every 16 SIOCLK clock pulses.




Figure 3.9.4 Generation of the Transmission Clock

(8) Transmission controller

In I/O interface mode

In SCLK output mode with the setting SC0CR<IOC> = 0, the data in the transmission buffer is output one bit at a time to the TXD0 pin on the rising or falling edge of the shift clock which is output on the SCLK0 pin, according to the SC0CR<SCLKS> setting.

In SCLK input mode with the setting SCOCR<IOC> = 1, the data in the transmission buffer is output one bit at a time on the TXD0 pin on the rising or falling edge of the SCLK0 input, according to the SCOCR<SCLKS> setting.

In UART mode

When transmission data sent from the CPU is written to the transmission buffer, transmission starts on the rising edge of the next TXDCLK, generating a transmission shift clock TXDSFT.

Handshake function

Use of CTS0 pin allows data to be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled or disabled by the SC0MOD<CTSE> setting.

When the $\overline{\text{CTS0}}$ pin goes high on completion of the current data send, data transmission is halted until the $\overline{\text{CTS0}}$ pin goes low again. However, the INTTX0 interrupt is generated, and it requests the next data send from the CPU. The next data is written in the transmission buffer and data sending is halted.

Though there is no \overline{RTS} pin, a handshake function can be easily configured by setting any port assigned to be the \overline{RTS} function. The \overline{RTS} should be output "high" to request send data halt after data receive is completed by software in the RXD interrupt routine.





Figure 3.9,5 Handshake Function



Note 1: If the CTSO signal goes high during transmission, no more data will be sent after completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the CTSO signal has fallen.

Figure 3.9.6 CTS0 (Clear to send) Timing

TOSHIBA

(9) Transmission buffer

The transmission buffer (SC0BUF) shifts out and sends the transmission data written from the CPU in order from the least significant bit (LSB). When all the bits are shifted out, the transmission buffer becomes empty and generates an INTTX0 interrupt.

(10) Parity control circuit

When SCOCR<PE> in the serial channel control register is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART mode or 8-bit UART mode. The SCOCR<EVEN> field in the serial channel control register allows either even or odd parity to be selected.

In the case of transmission, parity is automatically generated when data is written to the transmission buffer SC0BUF. The data is transmitted after the parity bit has been stored in SC0BUF<TB7> in 7-bit UART mode or in SC0MOD0<TB8> in 8-bit UART mode. SC0CR<PE> and SC0CR<EVEN> must be set before the transmission data is written to the transmission buffer.

In the case of receiving, data is shifted into receiving buffer 1, and the parity is added after the data has been transferred to receiving buffer 2 (SC0BUF), and then compared with SC0BUF<RB7> in 7-bit UART mode or with SC0CR<RB8> in 8-bit UART mode. If they are not equal, a parity error is generated and the SC0CR<PERR> flag is set.

(11) Error flags

Three error flags are provided to increase the reliability of data reception.

1. Overrun error <OERR>

If all the bits of the next data item have been received in receiving buffer 1 while valid data still remains stored in receiving buffer 2 (SC0BUF), an overrun error is generated.

The below is a recommended flow when the overrun-error is generated.

(INTRX interrupt routine)

- 1) Read receiving buffer
- 2) Read error flag
- 3) If <OERR> = 1

then

- a) Set to disable receiving (Write "0" to SC0MOD0<RXE>)
- b) Wait to terminate current frame
- c) Read receiving buffer
- d) Read error flag
- e) Set to enable receiving (Write "1" to SC0MOD0<RXE>)
- f) Request to transmit again
- 4) Other

TOSHIBA

2. Parity error <PERR>

The parity generated for the data shifted into receiving buffer 2 (SC0BUF) is compared with the parity bit received via the RXD pin. If they are not equal, a parity error is generated.

3. Framing error <FERR>

The stop bit for the received data is sampled three times around the center. If the majority of the samples are 0, a framing error is generated.



(12) Timing generation

1. In UART mode

Receiving

Mode	Mode 9 Bits (Note)		8 Bits, 7 Bits + Parity, 7 Bits
Interrupt Timing	Center of last bit (bit8)	Center of last bit (parity bit)	Center of stop bit
Framing Error Timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity Error Timing	-	Center of last bit (parity bit)	Center of stop bit
Overrun Error Timing	Center of last bit (bit8)	Center of last bit (parity bit)	Center of stop bit

Note:

In 9-bit and 8-bit + parity modes, interrupts coincide with the ninth bit pulse.

Thus, when servicing the interrupt, it is necessary to wait for a 1-bit period (to allow the stop bit to be transferred) to allow checking for a framing error.

Transmitting

Mode	9 Bits	8 Bits + Parity	8 Bits, 7 Bits + Parity, 7 Bits
Interrupt Timing	Just before stop bit is transmitted	Just before stop bit is transmitted	Just before stop bit is transmitted

2. I/O interface

Transmission Interrupt Timing	SCLK output mode	Immediately after last bit data. (See Figure 3.9.19.)				
	SCLK input mode	Immediately after rise of last SCLK signal rising mode, or immediately after fall in falling mode. (See Figure 3.9.20.)				
Receiving Interrupt Timing	SCLK output mode	Timing used to transfer received to data receive buffer 2 (SC0BUF) (e.g. immediately after last SCLK). (See Figure 3.9.21.)				
	SCLK input mode	Timing used to transfer received data to receive buffer 2 (SC0BUF (e.g. immediately after last SCLK). (See Figure 3.9.22.)				


3.9.3 SFR

		7	6	5	4	3	2	1	0	
SC0MOD0	Bit symbol	TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0	
(1202H)	Read/Write			R/W						
	Reset State	0	0	0	0	0	0	0	0	
	Function	Transfer data bit8	Hand shake 0: CTS disable 1: CTS enable	Receive function 0: Receive disable disable 1: Receive		00: I/O inter 01: 7-bit UA 10: 8-bit UA	Serial transmission mode 00: I/O interface mode 01: 7-bit UART mode 10: 8-bit UART mode 11: 9-bit UART mode		Serial transmission clock (UART) 00: TMRA0 trigger 01: Baud rate generator 10: Internal clock f _{IO} 11: External clock (SCLK0 input)	
			_					,		
						00 01 10 11 Note: Seria 00 01 10 11 Wake 0 1	I transmission TMRA0 match Baud rate gene Internal clock of External clock The clock sele interface mode serial control r I transmission I/O interface m UART mode Bup function 9-bit UART Interrupt gener when data is re Interrupt gener only when SC0CR <rb8> iving function Receive disable Receive enable shake function Disabled (alware</rb8>	detect signerator (SCLK0 ir ection for the is control egister (Signerator) 7-bit mode 7-bit mode 9-bit mode atted ection for the is control egister (Signerator) 8-bit mode 1	mput) he I/O illed by the COCR). Ode ode ode ode ode odriver modes	
			$\langle \cdot \rangle$			1	Enabled			
		~				Trans	mission data b	oit8		

Figure 3.9.7 Serial Mode Control Register (Channel 0, SC0MOD0)

6 5 4 3 2 1 0 TB8 CTSE RXE WU SM1 SM0 SC1 SC0 SC1MOD0 Bit symbol (120AH) Read/Write R/W Reset State 0 0 0 0 0 0 0 0 Function Transfer Hand Receive Wakeup Serial transmission mode Serial transmission clock data bit8 shake function function (UART) 00: I/O interface mode 0: CTS 0: Receive 0: Disable 00: TMRA0 trigger 01: 7-bit UART mode disable disable 1: Enable 01: Baud rate generator 10: 8-bit UART mode 1: CTS 1: Receive 10: Internal clock f_{IO} 11: 9-bit UART mode enable enable 11: External clock (SCLK1 input) Serial transmission clock source (for UART) TMRA0 match detect signal Baud rate generator Internal clock fio External clock (SCLK1 input) Serial transmission mode 00 I/O Interface mode 01 7-bit mode 10/ UART mode 8-bit mode 9-bit mode Wakeup function 9-bit UART Other modes Interrupt generated when data is received Don't care Interrupt generated only when SC1CR<RB8> = 1 Receiving function Receive disabled Receive enabled Handshake function (CTS pin) Disabled (always transferable) Enabled Transmission data bit8 Figure 3.9.8 Serial Mode Control Register (Channel 1, SC1MOD0)

SC0CR (1201H)




Note: As all error flags are cleared after reading do not test only a single bit with a bit testing instruction.

Figure 3.9.9 Serial Control Register (Channel 0, SC0CR)




SC1CR (1209H)



Note: As all error flags are cleared after reading do not test only a single bit with a bit testing instruction.

Figure 3.9.10 Serial Control Register (Channel 1, SC1CR)






The baud rate generator can be set to "1" in UART mode only when the +(16-K)/16 division function is not used. Do not use in I/O interface mode.

Note2:Set BR0CR <BR0ADDE> to 1 after setting K (K = 1 to 15) to BR0ADD

BR0K3:0> when +(16-K)/16 division function is used. Writes to unused bits in the BR0ADD register do not affect operation, and undefined data is read from these unused bits.

Figure 3.9.11 Baud Rate Generator Control (Channel 0, BR0CR, BR0ADD)



The baud rate generator can be set "1" in UART mode only when the +(16-K)/16 division function is not used. Do not use in I/O interface mode.

Note2:Set BR1CR <BR1ADDE> to 1 after setting K (K = 1 to 15) to BR1ADD

RR1K3:0> when the +(16-K)/16 division function is used. Writes to unused bits in the BR1ADD register do not affect operation, and undefined data is read from these unused bits.

Figure 3.9.12 Baud Rate Generator Control (Channel 1, BR1CR, BR1ADD)




Figure 3.9.13 Serial Transmission/Receiving Buffer Registers (Channel 0, SC0BUF)





Figure 3.9.14 Serial Mode Control Register 1 (Channel 0, SC0MOD1)



Note: Prohibit read-modify-write for SC1BUF.

Figure 3.9.15 Serial Transmission/Receiving Buffer Registers (Channel 1, SC1BUF)

	<i>\</i>) [7	6 _	(5///	\ \ 4	3	2	1	0
SC1MOD1 (120DH)	Bit symbol	1281	FDPX1	1	/				
	Read/Write	R/W	R/W	1					
	Reset State	>0	0/	\int_{0}^{∞}					
	Function	IDLE2	Duplex						
	ZV V	0: Stop	0: Half						
		1: Run	1: Full						

Figure 3.9.16 Serial Mode Control Register 1 (Channel 1, SC1MOD1)

3.9.4 Operation in Each Mode

(1) Mode 0 (I/O interface mode)

This mode allows an increase in the number of I/O pins available for transmitting data to or receiving data from an external shift register.

This mode includes the SCLK output mode to output synchronous clock SCLK, and SCLK input mode to input external synchronous clock SCLK.




Figure 3.9.17 SCLK Output Mode Connection Example




Figure 3.9.18 Example of SCLK Input Mode Connection

1. Transmission

In SCLK output mode 8-bit data and a synchronous clock are output on the TXD0 and SCLK0 pins respectively each time the CPU writes data to the transmission buffer. When all data is output, INTESO<ITX0C> will be set to generate the INTTX0 interrupt.




Figure 3.9.19 Transmitting Operation in I/O Interface Mode (SCLK0 output mode) (Channel 0)

In SCLK input mode, 8-bit data is output on the TXD0 pin when the SCLK0 input becomes active after the data has been written to the transmission buffer by the CPU.

When all data is output, INTES0<ITX0C> will be set to generate an INTTX0 interrupt.




Figure 3.9.20 Transmitting Operation in I/O Interface Mode (SCLK0 input mode) (Channel 0)

2. Receiving

In SCLK output mode the synchronous clock is output on the SCLK0 pin and the data is shifted to receiving buffer 1. This is initiated when the receive interrupt flag INTES0<IRX0C> is cleared as the received data is read. When 8-bit data is received, the data is transferred to receiving buffer 2 (SC0BUF) following the timing shown below and INTES0<IRX0C> is set to 1 again, causing an INTRX0 interrupt to be generated.

Setting SC0MOD0<RXE> to 1 initiates SCLK0 output.




Figure 3.9.21 Receiving Operation in I/O Interface Mode (SCLK0 output mode)

In SCLK input mode the data is shifted to receiving buffer 1 when the SCLK input goes active. The SCLK input goes active when the receive interrupt flag INTESO<IRXOC> is cleared as the received data is read. When 8-bit data is received, the data is shifted to receiving buffer 2 (SC0BUF) following the timing shown below and INTESO<IRXOC> is set to 1 again, causing an INTRXO interrupt to be generated.




Figure 3.9.22 Receiving Operation in I/O Interface Mode (SCLK0 input mode)

Note: The system must be put in the receive-enable state (SC0MOD0<RXE> = 1) before data can be received.

3. Transmission and receiving (Full duplex mode)

When full duplex mode is used, set the receive interrupt level to 0, and only set the interrupt level (from 1 to 6) of the transmit interrupt. Ensure that the program which transmits the interrupt reads the receiving buffer before setting the next transmit data.


The following is an example of this: Channel 0, SCLK output Example: Baud rate = 9600 bpsfc = 4.9152 MHz*Clock condition: Clock gear 1/1(fc) Main routine 1 0 INTES0 0 Set the INTTX0 level to 1. Set the INTRX0 level to 0. **PFCR** 0 Set PF0, PF1 and PF2 to function as the TXD0, Χ RXD0 and SCLK0 pins respectively. **PFFC** Χ SC0MOD0 0 Select I/O interface mode. SC0MOD1 Χ Select full duplex mode. SC0CR SCLK output, transmit on negative edge, receive on positive edge. BR0CR Baud rate = 9600 bps. SC0MOD0 Enable receiving. SC0BUF Set the transmit data and start. INTTX0 interrupt routine Acc SC0BUF Read the receiving buffer. SC0BUF Set the next transmit data. X: Don't care, -: No change

(2) Mode 1 (7-bit UART mode)

7-bit UART mode is selected by setting the serial channel mode register SC0MOD0<SM1:0> field to 01.

In this mode a parity bit can be added. Use of a parity bit is enabled or disabled by the setting of the serial channel control register SCOCR<PE> bit; whether even parity or odd parity will be used is determined by the SCOCR<EVEN> setting when SCOCR<PE> is set to 1 (enabled).


Setting example: When transmitting data of the following format, the control registers should be set as described below.



(3) Mode 2 (8-bit UART mode)

8-bit UART mode is selected by setting SC0MOD0<SM1:0> to 10. In this mode a parity bit can be added (use of a parity bit is enabled or disabled by the setting of SC0CR<PE>); whether even parity or odd parity will be used is determined by the SC0CR<EVEN> setting when SC0CR<PE> is set to 1 (enabled).

Setting example: When receiving data of the following format, the control registers should be set as described below.



Main settings									
	7	6	5	4	3	2	1	0	
PFCR	← X	Χ	Χ	Χ	Χ	_	0	_	Set PF1 to function as the RXD0 pin.
PFFC	← -	Χ	Χ	Χ	Χ	_	0	_	
SC0MOD0	← -	0	1	-	1	0	0	1	Enable receiving in 8-bit UART mode.
SC0CR	← -	0	1	-	-	-	0	0	Add odd parity.
BR0CR	← 0	0	0	1	1	0	0	0	Set the transfer rate to 9600 bps.
INTES0	← -	-	-	-	Χ	1	0	0	Enable the INTTX0 interrupt and set it to interrupt
									level 4.
Interrupt proc	essing								
Acc	← SC	COC	R AN	ND 0	001	110	0		Check for errors
if $A_{CC} \neq 0$ the	n ERRC	R							J Check for ellips
Acc	← SC	OBU	JF						Read the received data
X: Don't care,	-: No ch	ang	je						


(4) Mode 3 (9-bit UART mode)

9-bit UART mode is selected by setting SC0MOD0<SM1:0> to 11. In this mode a parity bit cannot be added.

In the case of transmission the MSB (9th bit) is written to SCOMODO<TB8>. In the case of receiving it is stored in SCOCR<RB8>. When the buffer is written or read, <TB8>or <RB8> is read or written first, before the rest of the SCOBUF data.

Wakeup function

In 9-bit UART mode, the wakeup function for slave controllers is enabled by setting SC0MOD0<WU> to 1. The interrupt INTRX0 can only be generated when<RB8> = 1.



Note: The TXD pin of each slave controller must be in open-drain output mode.

Figure 3.9.23 Serial Link Using Wakeup Function

Protocol

- 1. Select 9-bit UART mode on the master and slave controllers.
- 2. Set the SC0MOD0<WU> bit on each slave controller to 1 to enable data receiving.
- 3. The master controller transmits data one frame at a time. Each frame includes an 8-bit select code which identifies a slave controller. The MSB (bit8) of the data (<TB8>) is set to 1.



- 4. Each slave controller receives the above frame. Each controller checks the above select code against its own select code. The controller whose code matches clears its <WU> bit to 0.
- 5. The master controller transmits data to the specified slave controller (the controller whose SC0MOD0<WU> bit has been cleared to 0). The MSB (bit8) of the data (<TB8>) is cleared to 0.




6. The other slave controllers (whose <WU> bits remain at 1) ignore the received data because their MSBs (bit8 or <RB8>) are set to 0, disabling INTRX0 interrupts.

The slave controller whose <WU> bit = 0 can also transmit to the master controller. In this way it can signal the master controller that the data transmission from the master controller has been completed.




Setting example: To link two slave controllers serially with the master controller using the internal clock fIO as the transfer clock.




• Setting the master controller

Main



• Setting the slave controller

Main



Then SC0MOD0 ← - - - 0 - -

Clear <WU> to 0

3.9.5 Support for IrDA

SIO0 includes support for the IrDA 1.0 infrared data communication specification. Figure 3.9.24 shows the block diagram.




Figure 3.9.24 Block Diagram

(1) Modulation of the transmission data

When the transmit data is 0, the modem outputs 1 to TXD0 pin with either 3/16 or 1/16 times for width of baud rate. The pulse width is selected by the SIRCR<PLSEL>.

When the transmit data is 1, the modem outputs 0.




Figure 3.9.25 Transmission Example

(2) Modulation of the receive data

When the receive data has an effective pulse width of "1", the modem outputs "0" to SIOO. Otherwise the modem outputs "1" to SIOO. The effective pulse width is selected by SIRCR<SIRWD3:0>.




Figure 3.9.26 Receiving Example

(3) Data format

The data format is fixed as follows:

• Data length: 8 bits

• Parity bits: none

• Stop bits: 1 bit

(4) SFR

Figure 3.9.27 shows the control register SIRCR. Set SIRCR data while SIO0 is stopped. The following example describes how to set this register:

1) SIO setting ; Set the SIO to UART mode.

2) LD (SIRCR), 07H ; Set the receive data pulse width to 16×.

3) LD (SIRCR), 37H ; TXEN, RXEN Enable the transmission and receiving.

4) Start transmission ; The modem operates as follows: and receiving for SIO0 . SIO0 starts transmitting

SIO0 starts transmitting.IR receiver starts receiving

(5) Notes

1. Baud rate for IrDA

When IrDA is operated, set 01 to SC0MOD0<SC1:0> to generate baud rate. Settings other than the above (TA0TRG, f_{IO} and SCLK0 input) cannot be used.

2. The pulse width for transmission

The IrDA 1.0 specification is defined in Table 3.9.4

Table 3.9.4 Baud Rate and Pulse Width Specifications

Baud Rate	Modulation	Rate Tolerance (% of rate)	Pulse Width (min)	Pulse Width (typ.)	Pulse Width (max)
2.4 Kbps	RZI	±0.87	1.41 μs	78.13 μs	88.55 μs
9.6 Kbps	RZI	±0.87	1.41 μs	19.53 μs	22.13 μs
19.2 Kbps	RZI	±0.87	1.41 μs	9.77 μs	11.07 μs
38.4 Kbps	RZI	±0.87	1.41 µs	4.88 μs	5.96 μs
57.6 Kbps	RZI	±0.87	1.41 μs	3.26 μs	4.34 μs
115.2 Kbps	RZI	±0.87	1.41 µs	1.63 μs	2.23 μs

The pulse width is defined as either band rate T \times 3/16 or 1.6 μ s (1.6 μ s is equal to 3/16 pulse width when band rate is 115.2 Kbps).

The TMP92CH21 has a function which can select the pulse width of transmission as either 3/16 or 1/16. However, 1/16 pulse width can only be selected when the baud rate is equal to or less than 38.4 Kbps.

For the same reason, when using IrDA 115.2 Kbps with USB, the +(16 - K)/16 division function in the baud rate generator of SIO0 cannot be used to generate a 115.2 Kbps baud rate, except under special conditions as explained in (6) below.

The + (16 - K)/16 division function cannot be used also when the baud rate is 38.4 Kbps and the pulse width is 1/16.

Table 3.9.5 Baud Rate and Pulse Width for (16 - K)/16 Division Function

Pulse Width		Baud Rate										
Pulse Width	115.2 Kbps	57.6 Kbps	38.4 Kbps	19.2 Kbps	9.6 Kbps	2.4 Kbps						
T × 3/16	× (Note)	0		0	0	0						
T × 1/16	\ <u></u>			0	0	0						

○: (16 – K)/16 division function can be used.

 \times : (16 – K)/16 division function cannot be used.

-: Cannot be set to 1/16 pulse width.

Note: (16 - K)/16 division function can be used under special

conditions.

(6) Using IrDA 115.2 Kbps with USB

When the system uses USB , set fosch to 9.0 MHz. In this case, the IrDA cannot be 115.2 Kbps without using the (16-K)/16 division function.


Therefore, only in this case, the following conditions can be used.

(Setting condition)


- $f_{OSCH} = 9.0 \text{ MHz}$, PLL on $\rightarrow f_{FPH} = 36 \text{ MHz}$, $f_{USB} = 48 \text{ MHz}$
- Clock for baud rate generator = $\phi T0$
- Divided value for band rate generator = 2 + (16 9)/16
- Pulse width = 3/16

(Calculation result)

- Baud rate = 36 MHz/128/(2 + 7/16) = 115.38 Kbps This baud rate includes a +0.156 % error, but IrDA specification is within ± 0.87 %.
- Pulse width = $(1/281.25 \text{ Kbps}) \times (2 \times (1/16) + 3 \times (2/16)) = 1.777 \text{ }\mu\text{s}$ This pulse width is greater than 1.41 μ s (IrDA specification).



SIRCR (1207H)



3.10 USB Controller

3.10.1 Outline

This USB controller (UDC) is designed to support a variety of serial links in the construction of a USB system.

The outline is as follows:

- (1) Compliant with USB rev1.1
- (2) Full-speed: 12 Mbps (low-speed (1.5 Mbps) not supported)
- (3) Auto bus enumeration with 384-byte descriptor RAM
- (4) Supports 3 kinds of transfer type: Control, interrupt and bulk

Endpoint 0:	Control	64 bytes × 1-FIFO
Endpoint 1:	BULK (out)	64 bytes \times 2-FIFO
Endpoint 2:	BULK (in)	64 bytes \times 2-FIFO
Endpoint 3:	Interrupt (in)	8 bytes \times 1-FIFO

- (5) Built-in DPLL which generates sampling clock for receive data
- (6) Detecting and generating SOP, EOP, RESUME, RESET and TIMEOUT
- (7) Encoding and decoding NRZI data
- (8) Inserting and discarding stuffed bit
- (9) Detecting and checking CRC
- (10) Generating and decoding packet ID
- (11) Built-in power management function
- (12) dual packet mode supported


Note1:The TMP92CH21 does not include the pull-up resistor necessary for D+pin. An external pull-up resistor plus software support is required.

Note2:There are some differences between our specifications and USB 1.1. Refer to "3.10.11 Notice and Restrictions".


3.10.1.1 System Configuration

The USB controller (UDC) consists of the following 3 blocks.

- 1. 900/H1 CPU I/F (details given in Section 3.10.2, below).
- 2. UDC core block (DPLL, SIE, IFM and PWM), request controller, descriptor RAM and 4 endpoint FIFO (details given in Section 3.10.3, below).



3.10.1.2 Example



The above setting is required when using the TMP92CH21's USB controller.

- 1) Pull-up of D⁺ pin
 - In the USB standard, in Full Speed connection, the D⁺ pin must be set to pull-up. The ON/OFF control of this pull-up must be by S/W.

Recommended value: R1=1.5k Ω

- 2) Add cascade resistor of D⁺, D⁻signal
 - In the USB standard, for a D+ or D signal, a cascade resistor must be added to each signal. Recommended value $R2=27\Omega$, $R3=27\Omega$
- 3) Flow current provision of the Connector connection and D⁺ pin, D⁻ pin
 - For the D⁺ and D⁻ pin of the TMP92CH21, the level must be fixed for flow current provision when not in use (when not connected to host). In this case, the connector detection signal is used to control the pull-down resistor which determines the level.

Recommended value: $R4=10k\Omega$, $R5=10k\Omega$

The example shows use of the connector detection method using VBUS (5V voltage).

Note: Where waveform rise is solw, buffering of waveform is recommended .

Recommended value: R6= $60k\Omega$, R7= $100k\Omega$

(VBUS current consumption when suspended is <500μA)

Connection of 9MHz oscillator to X1, X2.

- When using USB with a combination of 9MHz external oscillator and internal PLL, the number of external hub stages which can be used is restricted by the accuracy of the internal PLL (Max 3 stages).
- 5) HOST side pull-down resistor
 - In the USB standard, set pull-down D⁺ pin and D⁻ signal at USB_HOST side. Recommended value: $R8=15k\Omega$, $R9=15k\Omega$

Note: The above connections and resistor values, etc, are given as examples only. Operation is not guaranteed. Please confirm the latest USB standard specifications and operations on your system.

3.10.2 900/H1 CPU I/F

The 900/H1 CPU I/F is a bridge between the 900/H1 CPU and the UDC. Its main functions are as follows:.

- INTUSB (interrupt from UDC) generation
- A bridge for SFR
- USB clock control (48 MHz)

3.10.2.1 SFRs

The 900/H1 CPU I/F incorporates the following SFRs to control the UDC and USB transceiver.

(USB interrupt mask register 4)

• USB control

USBCR1 (USB control register 1)

• USB interrupt control

USBINTMR4

USBINTFR1 (USB interrupt flag register 1)
USBINTFR2 (USB interrupt flag register 2)
USBINTFR3 (USB interrupt flag register 3)
USBINTFR4 (USB interrupt flag register 4)
USBINTMR1 (USB interrupt mask register 1)
USBINTMR2 (USB interrupt mask register 2)
USBINTMR3 (USB interrupt mask register 3)

Table 3.10.1 900/H1 CPU I/F SFR

Address	Read/Write	SFR Symbol
07F0H	R/W	USBINTFR1
07F1H	R/W	USBINTFR2
07F2H	R/W	USBINTFR3
07F3H	⟨R/W ⟨V	USBINTFR4
07F4H	R/W	USBINTMR1
07F5H	R/W	USBINTMR2
07F6H	R/W	USBINTMR3
07F7H	R/W	USBINTMR4
07F8H />	R/W	USBCR1

3.10.2.2 USBCR1 Register

This register is used to set USB clock enables, transceiver enable etc.

USBCR1 (07F8H)

	7	6	5	4	3	2	1	0
bit Symbol	TRNS_USE	WAKEUP				-	SPEED	USBCLKE
Read/Write	R/W	R/W				R/W	R/W	R/W
Reset State	0	0				0	1	0
Function						Always write "0")P	

- TRNS_USE (Bit7)
 - 0: Disable USB transceiver
 - 1: Enable USB transceiver

Always set to "1" on the application using USB.

WAKEUP

(Bit6)

0: -

1: Start remote-wakeup function

When the remote-wakeup function is needed, first check Current_Config<REMOTE WAKEUP>.

If <REMOTE WAKEUP> = "1" (meaning SUSPEND-status), write "1", and "0" to <WAKEUP>. This will initiate the remote wakeup function.

If the <REMOTE WAKEUP> = "0" or EP0, 1, 2, 3_STATUS<SUSPEND> = "0", do not write "1" to <WAKEUP>.

• SPEED

(Bit1)

- 1: Full speed (12 MHz)
- 0: Reserved

This bit selects USB speed

Always set to "1".

• USBCLKE

(Bit0)

- 0: Disable USB clock
- 1: Enable USB clock

This bit controls supply of USB clock.

The USB clock ("fusb": 48MHz) is generated by an internal PLL. When the USB is started, write "1" to <USBCLKE> after confirming PLL lock up is terminated.

Also, write "0" to <USBCLKE> before stopping the PLL.

3.10.2.3 USBINTFRn, MRn Register

These SFRs control the INTUSB (only one interrupt to CPU) using the 23 interrupt sources output by the UDC.

The USBINTMRn are mask registers and the USBINTFRn are flag registers. In the INTUSB routine, execute operations according to generated interrupt source after checking USBINTFRn.

The common specification for all MASK and FLAG registers is shown below.


(Common specifications for all mask and flag registers.)

Mask register

Interrupt source (Set by rising edge)

Flag register

Writing "0" to flag register



- A: The flag register is not set because mask register = "1".
- B: The flag register is not set because interrupt souce changes "1" -> "0"
- C: The flag register is set because mask register = "0" and interrupt souce changes "0" \rightarrow "1".
- D: The flag register is reset to "0" by writing "0" to flag register.

Note 1: The "INTUSB generated number" and "bit number which is set to flag register" are not always equal. In the INTUSB interrupt routine, clear FLAG register (USBINTFRn) after checking it. The interrupt request flag, which occurs between the INTUSB interrupt routine and flag register (USBINTFRn) read, is kept in the interrupt controller.

Therefore, after returning from the interrupt routine, the CPU jumps to INTUSB interrupt routine again. Software support is required to avoid ending in an error routine when none of the bits in the flag register (USBINTERN) is set to "1".

Note 2: Disable INTUSB (write 00H to INTEUSB register) before writing to USBINTMRn or USBINTFRn .

USBINTFR1 (07F0H)

	7	6	5	4	3	2	1	0
bit Symbol	INT_URST_STR	INT_URST_END	INT_SUS	INT_RESUME	INT_CLKSTOP	INT_CLKON		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W		
Reset State	0	0	0	0	0	0		
Function	When read 0: Not generate interrupt			When write): Clear flag			
		1: Generate int	errupt	•	:-			

Note: The above interrupts can release Halt state from IDLE2 and IDLE1 mode. (STOP mode cannot be released)

*Those 6 interrupts of all 24 INTUSB sources can release Halt state from IDLE1 mode. Therefore, a low power
dissipation system can be built. However, the method of use is limited as below.

Shift to IDLE1 mode:

Execute Halt instruction when the INT_SUS or INT_CLKSTOP flag is "1" (SUSPEND state)

Release from IDLE1 mode:

Release Halt state by INT_RESUME or INT_CLKON request (request of release SUSPEND)
Release Halt state by INT_URST_STR or INT_URST_END request (request of RESET)

• INT_URST_STR (Bit7)

This is the flag register for INT_URST_STR ("USB reset" start - interrupt).

This is set to "1" when the UDC starts to receive a "USB reset" signal from a USB-host.

An application program has to initialize the whole UDC with this interrupt.

INT_URST_END (Bit6)

This is the flag register for INT_URST_END ("USB reset" end - interrupt).

This is set to "1" when the UDC receives a "USB reset end" signal from a USB-host.

• INT_SUS (Bit5)

This is the flag register for INT_SUS (suspend - interrupt).

This is set to "1" when the USB changes to "suspend status".

• INT_RESUME (Bit4)

This is the flag register for INT_RESUME (resume - interrupt).

This is set to "1" when the USB changes to "resume status".

• INT_CLKSTOP (Bit3)

This is the flag register for INT_CLKSTOP (enables stopping of the clock supply - interrupt).

This is set to "1" after the USB changes to "suspend status". Set USBCR1<USBCLKE> to "0" to stop the clock after detecting this interrupt if needed.

• INT_CLKON (Bit2)

This is the flag register for INT_CLKON (enable starting of the clock supply - interrupt).

This is set to "1" after changing to "resume status" or when the UDC started to receive a "USB reset" signal from a USB-host. In case the clock has be stopped, set USBCR1<USBCLKE> to "1" to start the clock after detecting this interrupt if needed.

USBINTFR2 (07F1H)

	7	6	5	4	3	2	1	0				
bit Symbol	EP1_FULL_A	EP1_Empty_A	EP1_FULL_B	EP1_Empty_B	EP2_FULL_A	EP2_Empty_A	EP2_FULL_B	EP2_Empty_B				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset State	0	0	0	0	0	0	0	0				
Function		When read 0: Not generate interrupt When write 0: Clear flag										
		1: Generate interrupt 1:										

Note: The above interrupt can release Halt state from IDLE2 mode. (IDLE1 and STOP mode cannot be released.)

USBINTFR3 (07F2H)

	7	6	5	4	3	(2)) 1	0
bit Symbol	EP3_FULL_A	EP3_Empty_A				THE		
Read/Write	R/W	R/W			/			
Reset State	0	0			7	J.		
Function	When write (_		(\Rightarrow		\rightarrow
	•	1: -		\	()			

Note: The above interrupt can release Halt state from IDLE2 mode. (IDLE1 and STOP mode cannot be released.)

• EPx_FULL_A/B:

(When transmitting)

This is set to "1" when CPU full writes data to FIFO_A/B.

(When receiving)

This is set to "1" when UDC full receives data to FIFO_A/B

• EPx_Empty_A/B:

(When transmitting)

This is set to "1" when FIFO becomes empty after transmission.

(When receiving)

This is set to "1" when FIFO becomes empty after CPU reads all data from FIFO.

Note: The EPx_FULL_A/B and EPx_Empty_A/B flags are not status flags. Therefore, check DATASET register to determine if FIFO-status is needed.



USBINTFR4 (07F3H)

	7	6	5	4	3	2	1	0				
bit Symbol	INT_SETUP	INT_EP0	INT_STAS	INT_STASN	INT_EP1N	INT_EP2N	INT_EP3N	EP2_Empty_B				
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset State	0	0	0	0	0	0	0	0				
Function	Wh	When read 0: Not generate interrupt When write 0: Clear flag										
		1: Generate interrupt 1: –										

Note: The above interrupt can release Halt state from IDLE2 mode. (IDLE1 and STOP mode cannot be released.)

• INT SETUP (Bit7)

This is the flag register for INT_SETUP (setup - interrupt).

This is set to "1" when the UDC receives a request that S/W (software) control is needed from USB host.

Using S/W (INT_SETUP routine), first read 8-byte device requests from the UDC and execute operation according to each request.

• INT EP0 (Bit6)

This is the flag register for INT_EPO (received data of the data phase for Control transfer type - interrupt).

This is set to "1" when the UDC receives data of the data phase for Control transfer type. If this interrupt occurs during Control write transfer, data reading from FIFO is needed. If this interrupt occurs during Control read transfer, transmission data writing to FIFO is needed.

In some cases, the host may not assert "ACK" of the last packet in the data stage. In this case, this interrupt cannot be generated. Therefore, ignore this interrupt if it occurs after the last packet data has been written in the data stage because the transmission data number is specified by the host, or it depends on the capacity of the device.

INT_STAS (Bit5)

This is the flag register for INT_STAS (status stage end - interrupt).

This is set to "1" when the status stage ends.

If this interrupt is generated, it means that request ended normally.

If this interrupt is not generated and INT_SETUP is generated, EPO_STATUS <STAGE_ERR> is set to "1", and it means that request did not end normally.

• INT_STASN (Bit4)

This is the flag register for INT_STASN (change host status stage - interrupt).

This is set to "1" when the USB host changes to status stage at the Control read transfer. This interrupt is needed if data length is less than wLength (specified by the host).

• INT_EPxN (Bit3, 2, 1)

This is the flag register for INT_EPxN (NAK acknowledge to the USB host interrupt).

This is set to "1" when the Endpoint1, 2 and 3 transmit NAK.



USBINTMR1 (07F4H)

	7	6	5	4	3	2	1	0
bit Symbol	MSK_URST_STR	MSK_URST_END	MSK_SUS	MSK_RESUME	MSK_CLKSTOP	MSK_CLKON		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W		
Reset State	1	1	1	1	1	1		
Function	When read 0: not masked		When write 0: Clear flag					
		1:	masked	1	: –			

• MSK_URST_STR (Bit7)

This is the mask register for USBINTFR1<INT_URST_STR>.

• MSK_URST_END (Bit6)

This is the mask register for USBINTFR1<INT_URST_END>.

• MSK SUS (Bit5)

This is the mask register for USBINTFR1<INT_SUS>.

• MSK_RESUME (Bit4)

This is the mask register for USBINTFR1<INT_RESUME>.

• MSK_CLKSTOP (Bit3)

This is the mask register for USBINTFR1<INT_CLKSTOP>

• MSK_CLKON (Bit2)

This is the mask register for USBINTFR1<INT_CLKON>.

USBINTMR2 (07F5H)

	7	6	5	4	3	2	1	0		
bit Symbol	EP1_MSK_FA	EP1_MSK_EA	EP1_MSK_FB	EP1_MSK_EB	EP2_MSK_FA	EP2_MSK_EA	EP2_MSK_FB	EP2_MSK_EB		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset State	1	1	1	1	1	1	1	1		
Function		When read 0: not masked When write 0: Clear flag								
	1: masked 1: -									

• EP1/2_MSK_FA/FB/EA/EB

This is the mask register for USBINTFR2<EPx_FULL_A/B> or <EPx_Empty_A/B>.

USBINTMR3 (07F6H)

	7	6	5	4	3 (2	1	0
bit Symbol	EP3_MSK_FA	EP3_MSK_EA						
Read/Write	R/W	R/W			4		4	
Reset State	1	1			4	4	74	
Function	When write	1: masked						

• EP3_MSK_FA/FB/EA/EB:

This is the mask register for USBINTFR3<EP3_FULL_A> or <EP3_Empty_A>.



USBINTMR4 (07F7H)

	7	6	5	4	3	2	1	0		
bit Symbol	MSK_SETUP	MSK_EP0	MSK_STAS	MSK_STASN	MSK_EP1N	MSK_EP2N	MSK_EP3N			
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Reset State	1	1	1	1	1	1	1			
Function		When read 0: not masked When write 0: Clear flag								
			1: maske	ed	1: -					

• MSK_SETUP (Bit7)

This is the mask register for USBINTFR4<INT_SETUP>.

• MSK_EP0 (Bit6)

This is the mask register for USBINTFR4<INT_EP0>.

• MSK_STAS (Bit5)

This is the mask register for USBINTFR4<INT_STAS>.

• MSK_STASN (Bit4)

This is the mask register for USBINTFR4<INT_STASN>

• MSK_EP1N (Bit3)

This is the mask register for USBINTFR4<INT_EP1N>,

• MSK_EP2N (Bit2)

This is the mask register for USBINTFR4<INT_EP2N>.

• MSK_EP3N (Bit1)

This is the mask register for USBINTFR4<INT_EP3N>.



3.10.3 UDC CORE

3.10.3.1 SFRs

The UDC CORE has the following SFRs to control the UDC and USB transceiver.

a)	FIFO			
	Endpoint 0 to 3 FIFO regis	ster		
b)	Device request			>
	bmRequestType	register	bRequest	register
	wValue_L	register	wValue_H	register
	wIndex_L	register	wIndex_H	register
	wLength_L	register	wLength_H	register
c)	Status			
	Current_Config	register	USB_STATE	register
	StandardRequest	register	Request	register
	EPx_STATUS	register		
		((/		
d)	Setup			$U(\cap)$
,	EPx_BCS	register	EPx_SINGLE	register
	Standard Request Mode	register	Request Mode	register
	Descriptor RAM	register	PortStatus	register
	2000			. og.o.o.
e)	Control		$((// \leq))$	
	EPx_MODE	register	EOP	register
	COMMAND	register	INT_ Control	register
	Setup Received	register	USBREADY	register
)		
f)	Others	^		
	ADDRESS	register	DATASET	register
	EPx_SIZE_L_A	register	EPx_SIZE_H_A	register
	EPx_SIZE_L_B	register	EPx_SIZE_H_B	register
	FRAME	register	FRAME_H	register
	USBBUFF TEST	register		
\/>				
7/		\rightarrow		
),				
>				
	/			

Table 3.10.2 UDC CORE SFRs (1/2)

		UDC CORE SFRS (1/2)
Address	Read/Write	SFR Symbol
0500H	R/W	Descriptor RAM0
0501H	R/W	Descriptor RAM1
0502H	R/W	Descriptor RAM2
0503H	R/W	Descriptor RAM3
067DH	R/W	Descriptor RAM381
067EH	R/W	Descriptor RAM382
067FH	R/W	Descriptor RAM383
0780H	R/W	ENDPOINT0
0781H	R/W	ENDPOINT1
0782H	R/W	ENDPOINT2
0783H	R/W	ENDPOINT3
0789H	R/W	EP1_MODE
078AH	R/W	EP2_MODE
078BH	R/W	EP3_MODE
0790H	R	EPO_STATUS
0791H	R	EP1_STATUS
0792H	R	EP2_STATUS
0793H	R	EP3 STATUS
*0794H	R	EP4_STATUS
*0795H	R	EP5_STATUS
*0796H	R (EP6_STATUS
*0797H	R <	EP7 STATUS
0798H	R	EP0_SIZE_L_A
0799H	R	EP1_SIZE_L_A
079AH	R	EP2_SIZE_L_A
079BH	/ R	EP3_SIZE_L_A
*079CH	(R)	EP4_SIZE_L_A
*079DH	R	EP5_SIZE_L_A
*079EH	⟨ R	EP6_SIZE_L_A
*079FH	// R	EP7_SIZE_L_A
07A1H	, R 🔷	EP1_SIZE_L_B
07A2H	R	EP2_SIZE_L_B
07A3H	R	EP3_SIZE_L_B
*07A4H	R	EP4_SIZE_L_B
*07A5H	R	EP5_SIZE_L_B
*07A6H	∕R	EP6_SIZE_L_B
*07A7H	R	EP7_SIZE_L_B
07A9H	R	EP1_SIZE_H_A
07AAH	R	EP2_SIZE_H_A
07ABH) R	EP3_SIZE_H_A
*07ACH	R	EP4_SIZE_H_A
*07ADH	> R	EP5_SIZE_H_A
*07AEH	R	EP6_SIZE_H_A
*07AFH	R	EP7_SIZE_H_A
07B1H	R	EP1_SIZE_H_B
07B2H	R	EP2_SIZE_H_B
07B3H	R	EP3_SIZE_H_B
*07B4H	R	EP4_SIZE_H_B
*07B5H	R	EP5_SIZE_H_B
*07B6H	R	EP6_SIZE_H_B
*07B7H	R	EP7_SIZE_H_B
	1	

Table 3.10.3 UDC CORE SFRs (2/2)

Address	Read/Write	SFR Symbol
07C0H	R	bmRequestType
07C1H	R	bRequest
07C2H	R	wValue_L
07C3H	R	wValue_H
07C4H	R	wIndex_L
07C5H	R	wIndex_H
07C6H	R	wLength_L
07C7H	R	wLength_H
07C8H	W	Setup Received
07C9H	R	Current_Config
07CAH	R	Standard Request
07CBH	R	Request
07CCH	R	DATASET1
07CDH	R	DATASET2
07CEH	R	USB_STATE
07CFH	W	EOP
07D0H	W	COMMAND
07D1H	R/W	EPx_SINGLE1
07D3H	R/W	EPx_BCS1
07D6H	R/W	INT_Control
07D8H	R/W	Standard Request Mode
07D9H	R/W	Request Mode
07DEH	w 4(ID_CONTROL
07DFH	R	ID_STATE
07E0H	R/W	Port_Status
07E1H	R	FRAME_L
07E2H	R	FRAME_H
07E3H	(R)	ADDRESS
07E4H	R/W	Reserved
07E6H	/ \ R/W	USBREADY
07E8H	<i>))</i> w	Set Descriptor STALL

Note: "*" is not used in the TMP92CH21.

TOSHIBA

3.10.3.2 EPx_FIFO Register (x: 0 to 3)

This register is prepared for each endpoint independently.

This is the window register from or to FIFO RAM.

In the auto bus enumeration, the request controller in UDC sets the mode, which is defined by the endpoint descriptor, for each endpoint automatically. By this means, each endpoint is automatically set to each direction.

Endpoint0
(0780H)

		7	6	5	4	3	2	1	0
b	it Symbol	EP0_DATA7	EP0_DATA6	EP0_DATA5	EP0_DATA4	EP0_DATA3	EP0_DATA2	EP0_DATA1	EP0_DATA0
R	Read/Write	R/W							
R	Reset State	Undefined							

Endpoint1 (0781H)

	7	6	5	4	3) 2	1	0
bit Symbol	EP1_DATA7	EP1_DATA6	EP1_DATA5	EP1_DATA4	EP1_DATA3	EP1_DATA2	EP1_DATA1	EP1_DATA0
Read/Write	R/W							
Reset State	Undefined							

Endpoint2 (0782H)

	7	6	5	4	3	2	7/17)	0
bit Symbol	EP2_DATA7	EP2_DATA6	EP2_DATA5	EP2_DATA4	EP2_DATA3	EP2_DATA2	EP2_DATA1	EP2_DATA0
Read/Write	R/W							
Reset State	Undefined							

Endpoint3 (0783H)

						//		
	7	6	5	4	3	(1	0
bit Symbol	EP3_DATA7	EP3_DATA6	EP3_DATA5	EP3_DATA4	EP3_DATA3	EP3_DATA2	EP3_DATA1	EP3_DATA0
Read/Write	R/W							
Reset State	Undefined							

Note1:Read or write to these window registers using 1-byte load instructions only, since each register has only a 1-byte address. Do not use load instructions of 2 bytes or 4 bytes.

Note2: When it is IN-token(except isochronous transfer) and the UDC transmits 1-byte data to the host, if the CPU writes "eop" to the endpoint on a certain timing, a NULL data(0-byte data) may be transmitted. Therefore, prevent the transfer of 1-byte by for example introducing dummy data.

The device request that is received from the USB host is stored in the following 8-byte registers:

bmRequestType, bRequest, wValue_L, wValue_H, wIndex_L, wIndex_H, wLength_L and wLength_H. These are updated whenever a new SETUP token is received from the host.

When the UDC receives without error, INT_SETUP interrupt is asserted, meaning the new device request has been received.

There is also a request which is operated automatically by the UDC, depending on the request received.

In that case, the UDC does not assert the INT_SETUP interrupt. Any request which the UDC is currently operating can be checked by reading STANDARD_REQUEST_FLAG and REQUEST_FLAG.

3.10.3.3 bmRequestType Register

This register shows the bmRequestType field of the device request.

bmRequestType (07C0H)

	7	6	5	4	3	2	1	0
bit Symbol	DIRECTION	REQ_TYPE1	REQ_TYPE0	RECIPIENT4	RECIPIENT3	RECIPIENT2	RECIPIENT1	RECIPIENT0
Read/Write	R	R	R	R	R	R	R	R
Reset State	0	0	0	0	0	0	0	0

DIRECTION (Bit7)

0: from host to device

1: from device to host

REQ_TYPE [1:0] (Bit6 to bit5)

00: Standard 01: Class 10: Vendor 11: (Reserved)

RECIPIENT [4:0] (Bit4 to bit0)

00000: Device 00001: Interface 00010: Endpoint 00011: etc. Others: (Reserved)

3.10.3.4 bRequest Register

This register shows the bRequest field of the device request.

bRequest (07C1H)

		7	6	5	4	3	2	1	0
t	bit Symbol	REQUEST7	REQUEST6	REQUEST5	REQUEST4	REQUEST3	REQUEST2	REQUEST1	REQUEST0
	Read/Write	R	R	R	R	R	R	R	R
	Reset State	0	Ó C	0	0	0	0	0	0

(Standard)

00000000: GET_STATUS

00000001: CLEAR_FEATURE

00000010: Reserved 00000011: SET_FEATURE

00000100: Reserved

00000101: SET_ADDRESS 00000110: GET_DESCRIPTOR

00000111: SET_DESCRIPTOR

00001000: GET_CONFIGURATION 00001001: SET_CONFIGURATION

00001010: GET_INTERFACE

00001011: SET_INTERFACE

00001100: SYNCH_FRAME

(Printer class)

00000000: GET_DEVICE_ID

00000001: GET_PORT_STATUS

00000010: SOFT_RESET

3.10.3.5 wValue Register

There are 2 registers; the wValue_L register and wValue_H register. wValue_L shows the lower-byte of the wValue field of the device request, and wValue_H register shows the upper byte.

wValue_L (07C2H)

	7	6	5	4	3	_ 2	1	0
bit Symbol	VALUE_L7	VALUE_L6	VALUE_L5	VALUE_L4	VALUE_L3	VALUE_L2	VALUE_L1	VALUE_L0
Read/Write	R	R	R	R	R	R	R	R
Reset State	0	0	0	0	0	(0)	0	0

wValue_H (07C3H)

	7	6	5	4	⟨3,	2	1	0
bit Symbol	VALUE_H7	VALUE_H6	VALUE_H5	VALUE_H4	VALUE_H3	VALUE_H2	VALUE_H1	VALUE_H0
Read/Write	R	R	R	R	R	₽ R	R	R
Reset State	0	0	0	0	0	0	0	0

3.10.3.6 wIndex Register

There are 2 registers, the wIndex_L register and wIndex_H register. The wIndex_L register shows the lower byte of the wIndex field of the device request, and wIndex_H register shows the upper byte.

These are usually used to transfer index or offset.

wIndex_L (07C4H)

	7	6	5	4	3(\//)) 2	1	0
bit Symbol	INDEX_L7	INDEX_L6	INDEX_L5	INDEX_L4	INDEX_L3	INDEX_L2	INDEX_L1	INDEX_L0
Read/Write	R	R	R	R	R	R	R	R
Reset State	0	0	0	0	0))	0	0	0

wIndex_H (07C5H)

	7	6	5	4	3	2	1	0
bit Symbol	INDEX_H7	INDEX_H6	NDEX_H5	INDEX_H4	INDEX_H3	INDEX_H2	INDEX_H1	INDEX_H0
Read/Write	R	R	R	R	R	R	R	R
Reset State	0	((//0	0	70/	0	0	0	0

3.10.3.7 WLength Register

There are 2 registers, the wLength_L register and wLength_H register. The wLength_L register shows the lower-byte of the wLength field of the device request, and wLength_H register shows the upper byte.

In the case of data phase, these registers show the byte number to transfer.

wLength_L (07C6H)

)) 7	6	5	4	3	2	1	0
bit Symbol	LENGTH_L7	LENGTH_L6	LENGTH_L5	LENGTH_L4	LENGTH_L3	LENGTH_L2	LENGTH_L1	LENGTH_L0
Read/Write	R	> R	R	R	R	R	R	R
Reset State	0 🗸	0	0	0	0	0	0	0

wLength_H (07C7H)

	7	6	5	4	3	2	1	0
bit Symbol	LENGTH_H7	LENGTH_H6	LENGTH_H5	LENGTH_H4	LENGTH_H3	LENGTH_H2	LENGTH_H1	LENGTH_H0
Read/Write	R	R	R	R	R	R	R	R
Reset State	0	0	0	0	0	0	0	0

3.10.3.8 Setup Received Register

This register informs the UDC that an application program has recognized the INT_SETUP interrupt.

SetupReceived (07C8H)

	7	6	5	4	3	_ 2	1	0
bit Symbol	D7	D6	D5	D4	D3	D2	D1	D0
Read/Write	W	W	W	W	W	W	W	W
Reset State	0	0	0	0	0	(0)	0	0

If this register is accessed by an application program, the UDC disables access to the EPO's FIFO RAM, because the UDC recognizes the device request has been received.

This is to protect data stored in the EPO in the time between the completion of the previous device request and the recognition by the application program of the INT_SETUP interrupt relating to a new request.

Therefore, write "00H" to this register when the device request in INT_SETUP routine is recognized.

Note: A recovery time of 2 clocks at 12MHz is needed after writing to this register in order to access EP0_FIFO.

3.10.3.9 Current_Config Register

This register shows the present value that is set by SET_CONFIGURATION and SET INTERFACE.

Current_Config (07C9H)

		7	6	5	4	3	2	1	0
9	bit Symbol	REMOTEWAKEUP		ALTERNATE[1]	ALTERNATE[0]	INTERFACE[1]	INTERFACE[0]	CONFIG[1]	CONFIG[0]
	Read/Write	R		R	R	R	R	R	R
	Reset State	0	L	0	0	0	0	0	0

CONFIG[1:0] (Bit1 to bit0)

00: UNCONFIGURED

Set to UNCONFIGURED by the host.

01: CONFIGURED1

Set to CONFIGURED 1 by the host.

10: CONFIGURED2

Set to CONFIGURED 2 by the host.

INTERFACE[1:0] (Bit3 to bit2)

00: INTERFACE0

Set to INTERFACE 0 by the host.

01: INTERFACE1

Set to INTERFACE 1 by the host.

10: INTERFACE2

Set to INTERFACE 2 by the host.

ALTERNATE[1:0] (Bit5 to bit4)

00: ALTERNATEO

Set to ALTERNATE 0 by the host.

01: ALTERNATE1 10: ALTERNATE2 Set to ALTERNATE 1 by the host. Set to ALTERNATE 2 by the host.

REMOTE WAKEUP (Bit7)

0: Disable

Disabled remote wakeup by the host.

1: Enable

Enabled remote wakeup by the host.

Note1: CONFIG, INTERFACE and ALTERNATE each support 3 kinds (0,1 and 2).

Note2: If each request is controlled by S/W, this register is not set.

3.10.3.10 Standard Request Register

This register shows the standard request currently being executed. Any bit which is set to "1" shows a request currently being executed.

Standard Request (07CAH)

	7	6	5	4	3	2	1	0
bit Symbol	S_INTERFACE	G_INTERFACE	S_CONFIG	G_CONFIG	G_DESCRIPT	S_FEATURE	C_FEATURE	G_STATUS
Read/Write	R	R	R	R	R	R	R	R
Reset State	0	0	0	0	0	0	0	0

S_INTERFACE (Bit 7): SET_INTERFACE G_INTERFACE (Bit 6): GET_INTERFACE (Bit 5): SET_CONFIGRATION S_CONFIG G CONFIG (Bit 4): GET_CONFIGRATION G_DESCRIPT (Bit 3): GET_DESCRIPTOR S_FEATURE (Bit 2): SET_FEATURE (Bit 1): CLEAR_FEATURE **C_FEATURE G_STATUS** (Bit 0): GET_STATUS

3.10.3.11 Request Register

This register shows the device request currently being executed. Any bit which is set to "1" shows a request currently being executed.

Request (07CBH)

	7	6	5	4	3 🗸)) 2	1	0
bit Symbol		SOFT_RESET	G_PORT_STS	G_DEVICE_ID	VENDOR	CLASS	ExSTANDARD	STANDARD
Read/Write		R	R	R/ <	R	R	R	R
Reset State		0 (0	0	0))	0	0	0

SOFT_RESET
G_PORT_STS
G_DEVICE_ID
VENDOR
CLASS

(Bit 6): SOFT_RESET
(Bit 5): GET_PORT_STATUS
(Bit 4): GET_DEVICE_ID
(Bit 3): Vendor class request
(Bit 2): Class request

ExSTANDARD (Bit 1): Auto Bus Enumeration not supported (SET_DESCRIPTOR, SYNCH_FRAME)

STANDARD (Bit 0): Standard request

3.10.3.12 DATASET Register

This register shows whether FIFO contains data or not.

The application program can access this register to check whether FIFO contains data or not.

In receive status, when a valid data transfer from the USB host has finished, the bit which corresponds to the applicable endpoint is set to "1" and an interrupt generated. And, when the application reads the 1-packet data, this bit is cleared to "0". In transmit status, when it has completed the 1-packet data transfer to FIFO, this bit is set to "1". And when valid data is transferred to the USB host, this bit is cleared to "0" and an interrupt generated.

DATASET1 (07CCH)

	7	6	5	4	3	> 2	1	0
bit Symbol	EP3_DSET_B	EP3_DSET_A	EP2_DSET_B	EP2_DSET_A	EP1_DSET_B	EP1_DSET_A		EP0_DSET_A
Read/Write	R	R	R	R <	R	R	1	R
Reset State	0	0	0	0	0	0		0

DATASET2 (07CDH)

				\ \ \ /	11 <			
	7	6	5	4	3	2	//) j 1	0
bit Symbol	EP7_DSET_B	EP7_DSET_A	EP6_DSET_B	EP6_DSET_A	EP5_DSET_B	EP5_DSET_A	EP4_DSET_B	EP4_DSET_A
Read/Write	R	R	R	R	R (R	R	R
Reset State	0	0	0	0	0		0	0

Note: DATASET1<EP3_DSET_B>, DATASET2 registers are not used in the TMP92CH21.

Single packet mode

(DATASET1: Bit0, bit2, bit4 and bit6 DATASET2: Bit0, bit2, bit4 and bit6)

These bits show whether FIFO of the corresponding endpoint has data or not.

In receive mode endpoint, if the corresponding endpoint bit is "1", FIFO contains data to be read. Access EPx_SIZE register, determine the size of the data that should be read, and read data of this size. When this bit is "0", there is no data to be read.

In transmit mode endpoint, if the corresponding endpoint bit is "0", the CPU can transfer data under the FIFO payload. If this bit is "1", because FIFO has transfer data waiting, transfer data to FIFO from UDC after the corresponding bit has been cleared to "0". When a short-packet is transferred, access EOP register after writing transmission data to the corresponding endpoint.

Dual packet mode

(DATASET1: Bit3, bit5 and bit7 DATASET2: Bit1, bit3 bit5 and bit7)

These bits become effective in the dual packet mode. FIFO has 2-packets in this mode.

Each packet (packet-A and packet-B) has its own DATASET-bit.

Unlike as in the case above, in isochronous transfer, this shows the packet that can access the current frame. In this case, whether bit A or B is set to "1", it is renewed according to the shifting frame.

Note1:In receive mode, if the endpoint bits corresponding to packet-A or packet-Bare "1", read the required packet-number data after checking EPx_SIZE<PKT_ACTIVE>.

Note2: In transmit mode, if both A and B bits are not "1", this means there is space in FIFO. So, write data of payload or less to FIFO. If the transmission is short-packet, write "0" to EOP<EPn_EOPB> after writing data to the FIFO. The maximum size that can be written to A or B packet is the same as the maximum payload size. If both A and B bits are "0", continuous writing of double maximum payload size is available.

Note3: In dual packet transmit mode, if both A and B packet are empty and EOP<ERn_EOPB> is written "0", the NULL-data is set to FIFO. In single mode, the NULL-data is also set to FIFO if the above operation is executed when packet-A contains no data.

Note4:No data is set in this register when NULL-packet (0Length-packet) is received.



3.10.3.13 EPx_STATUS Register (x: 0 to 7)

These registers are status registers for each endpoint. The <SUSPEND> is common to all endpoints.

		7	6	5	4	3	2	1	0
EP0_STATUS (0790H)	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	R	Ř	R	R
	Reset State		0	0	1	1	1	0	0
		7	6	5	4	3	2)) 1	0
EP1_STATUS (0791H)	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	R	(V/R))	R	R
	Reset State		0	0	1	1	1	0	0
EP2_STATUS (0792H)		7	6	5	4	3 () 2	1	0
	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	A R	R	R	R
	Reset State		0	0	1		1	\bigcirc 0	0
EP3_STATUS (0793H)		7	6	5	4 ((7/<3	_2 ($\bigcirc 1 >$	0
	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	R	R	R	R
	Reset State		0	0		1			0
EP4_STATUS (0794H)		7	6	5	4	3	2/)	1	0
	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	R	R	R	R
	Reset State		0	(0)	1 /	1	1	0	0
EP5_STATUS (0795H)		7	6	5	4	3	2	1	0
	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	R	R	R	R
	Reset State		0 (0	1 \\	1	1	0	0
EP6_STATUS (0796H) EP7_STATUS (0797H)		7	6	5	4	3	2	1	0
	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R /	R	R	R	R	R
	Reset State	74-1	0	<u>Q</u>	<pre>// j))</pre>	1	1	0	0
		7/	6	5	4	3	2	1	0
	bit Symbol		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
	Read/Write		R	R	R	R	R	R	R
	Reset State		0	0	1	1	1	0	0

Note: EP4, 5, 6 and 7_STATUS registers are not used in the TMP92CH21.

TOGGLE Bit (Bit6)

0: TOGGLE

Bit0

1: TOGGLE

Bit1

SUSPEND (Bit5)

0: RESUME 1: SUSPEND

This bit shows status of UDC power management.

This bit shows status of toggle sequence bit.

In the SUSPEND status, access to UDC is limited.

For details, refer to 3.10.9.

STATUS [2:0] These bits show status of UDC endpoint. (Bit4 to bit2) The status shows whether transfer is possible or not, and the results of the transfer. These depend on transfer type. (For the Isochronous transfer type, refer to 3.10.6.) 000: READY Receiving: Device can be received. In endpoints 1 to 7, this register is initialized to "READY" by setting transfer type at SET_CONFIGURATION. In endpoint 0, this register is initialized to "READY" by detecting USB reset from the host. This is initialized to "READY" by terminating the status stage without error. Transmitting: Basically, the same as "Receiving" But in transmitting, when data for transmission is set to FIFO and answer to token from host and transfer data to host collect and received ACK, status register does not change, and it remains "READY". In this case, EPx_Empty_A or EPx_Empty_B interrupt terminate the transfer correctly. 001: DATAIN UDC set to DATAIN and generates EPx_FULL_A or EPx_FULL_B interrupt when data is received from the host without error. 010: FULL Refer to 3.10.8 (2) Details for the STATUS register. 011: TX ERR After transfer of data to IN token from host, UDC sets TX-ER to status register when "ACK" is not received from host. In this case, an interrupt is not generated. The hosts re-try IN token transfer. 100: RX_ERR UDC sets RX_ERR to status register without transmitting "ACK" to host when an error (such as a CRC-error) is detected in data of received token. In this case, an interrupt is not generated. The hosts re-try IN token transfer. 101: BUSY This status is used only for the control transfer type and it is set when a status-stage token is received from the host after a terminated data-stage. When status-stage can be finished, terminates correctly and returns to READY. This is not used in the Bulk and interrupts transfer type. 110: STALL This status shows that the corresponding endpoint is in STALL status. In this status, STALL-handshake returns, except for SETUP-token. The control endpoint returns to READY from stall condition when SETUP-token is received. Other endpoints return to READY when initialization command of FIFO is received. (Note) With Automatic Set_Interface request answer, requests to interface 4 to 6 may not become request errors. If this is a problem, in Set_Interface request answer, set Standard Request Mode <S_INTERFACE> to "1" and use software. 111: INVALID This status shows that the corresponding endpoint is in UNCONFIGURED status. In this status, the UDC has no effect when a token is received from the host.

according to configuration.

On reset, all endpoints are set to INVALID status. Only endpoint 0 returns to READY on receiving USB-reset. Corresponding endpoints return to READY

FIFO_DISABLE (Bit1)

0: FIFO enabled

1: FIFO disabled

STAGE ERROR (Bit0)

0: SUCCESS

1: ERROR

This bit symbol shows FIFO status, except for EP0.

If the FIFO is set to disabled, the UDC transmits NAK handshake for all transfers. Disabled or enabled status is set by the COMMAND register. This bit is cleared to "0" when transfer type is changed.

This bit symbol shows that the status stage has not been terminated correctly. ERROR is set when a status stage is not terminated correctly and a new SETUP token is received.

When this bit is "1", this bit is cleared to "0" by read EPO_STATUS register. This bit is not cleared even if normal control transfer or other transfer is executed after it. To clear, read this bit. When software transaction is finished and UDC writes EOP register, UDC shifts to status register and waits for termination of status stage. In this case, if software is needed to confirm that the status stage has been terminated correctly, when a new request flag is received, it is possible to confirm whether or not the last request was terminated correctly. It can also be confirmed, when a new request flag is asserted, whether or nor the last request was cancelled before completion.



3.10.3.14 EPx_SIZE Register (x: 0 to 7)

These registers have the following functions.

- a) In receive mode, showing the 1-packet data number which was received correctly.
- b) In transmit mode, showing payload size. Showing length value when short packet is transferred.

It is not necessary to read this register when it is transmitting.

c) Showing dual packet mode and currently effective packet.

Each endpoint has an H (High)-register that shows upper bit 9 to bit7 of data size, and an L (Low) register which shows lower bit 6 to bit0 and control bit of FIFO.

Each H/L register also has 2-set for dual-packet mode.

		7	6	5	4	3) 2	1	0
EP0_SIZE_L_A	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(0798H)	Read/Write	R	R	R	R	R	R 🗘	R	R
	Reset State	1	0	0	0		0 / 2	0	0
		7	6	5	4)) 3	2()		0
EP1_SIZE_L_A (0799H)	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(0.001.)	Read/Write	R	R	R	A	R	R	R	R
	Reset State	1	0	0 ~	0	1	θ	0	0
		7	6	5	4	3	2	1	0
EP2_SIZE_L_A	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(079AH)	Read/Write	R	R	R	R	R	// R	R	R
	Reset State	1	0	0	0 //	1	0	0	0
		7	6	5	4	3))	2	1	0
EP3_SIZE_L_A	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(079BH)	Read/Write	R	R ,	R	R	R	R	R	R
	Reset State	1	0)) 0	0	1	0	0	0
		7	6	5	4	3	2	1	0
EP4_SIZE_L_A	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(079CH)	Read/Write	/R	R	_ R ((//⟨ r	R	R	R	R
	Reset State	(1/-		0	\bigcirc	1	0	0	0
		7	6	5	4	3	2	1	0
EP5_SIZE_L_A (079DH)	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(079011)	Read/Write	R	R	R	R	R	R	R	R
	Reset State		0	0	0	1	0	0	0
	4	7	6	5	4	3	2	1	0
EP6_SIZE_L_A (079EH)	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(079211)	Read/Write	R \wedge	(R)	R	R	R	R	R	R
< s	Reset State	1	γ	0	0	1	0	0	0
		7 🗸	6	5	4	3	2	1	0
EP7_SIZE_L_A (079FH)	bit Symbol	PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
(0.01.1)	Read/Write	R	R	R	R	R	R	R	R
	Reset State	1	0	0	0	1	0	0	0

Note EP4,5,6,7_SIZE_L_A registers are not used in the TMP92CH21.

		7	6	5	4	3	2	1	0
EP1_SIZE_L_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07A1H)	Read/Write						R	R	R
	Reset State						0	0	0
		7	6	5	4	3	_ 2	1	0
EP2_SIZE_L_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07A2H)	Read/Write						R	R	R
	Reset State							0	0
		7	6	5	4	3 () 7) 2	1	0
EP3_SIZE_L_B (07A3H)	bit Symbol					1	DATASIZE9	DATASIZE8	DATASIZE7
(U/ASH)	Read/Write						R	R	R
	Reset State					7	> 0	0	0
		7	6	5	4	3	2	1	0
EP4_SIZE_L_B (07A4H)	bit Symbol				1	1	DATASIZE9	DATASIZE8	DATASIZE7
(077411)	Read/Write						R	R	R
	Reset State				491	W	0	0	0
		7	6	5	4	// 3	2	<u>/</u>	0
EP5_SIZE_L_B (07A5H)	bit Symbol				$\mathcal{M}_{\mathcal{M}}$		DATASIZE9	DATASIZE8	DATASIZE7
(0.7.0)	Read/Write						R	R	R
	Reset State						<u> </u>	0	0
		7	6	5	4	3)2	1	0
EP6_SIZE_L_B (07A6H)	bit Symbol				\downarrow	1	DATASIZE9	DATASIZE8	DATASIZE7
(0111011)	Read/Write			4	744		R	R	R
	Reset State						0	0	0
		7	6	5	4	3/	2	1	0
EP7_SIZE_L_B	bit Symbol		Q				DATASIZE9	DATASIZE8	DATASIZE7
(07A7H)	Read/Write		\mathcal{H}		1		R	R	R
	Reset State			7	49		0	0	0

Note: EP3,4,5,6,7_SIZE_L_B registers are not used in the TMP92CH21.

		7	6	5	4	3	2	1	0
EP1_SIZE_H_A	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07A9H)	Read/Write						R	R	R
	Reset State						0	0	0
		7	6	5	4	3	2	1	0
EP2_SIZE_H_A (07AAH)	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(OTAATI)	Read/Write		/	/	/		R	R	R
	Reset State		/	/	/		(0)	0	0
		7	6	5	4	3	2	1	0
EP3_SIZE_H_A (07ABH)	bit Symbol					M	DATASIZE9	DATASIZE8	DATASIZE7
(0771511)	Read/Write						Ŕ	R	R
	Reset State		/			4	0	0	0
		7	6	5	4	3	2	_ 1	0
EP4_SIZE_H_A (07ACH)	bit Symbol				\nearrow		DATASIZE9	DATASIZE8	DATASIZE7
(0.7.0)	Read/Write						R	R	R
	Reset State		/	/	£	$\not =$	0	0	0
EDE CIZE II A		7	6	5	4	<i>))</i> 3	> 2	1	0
EP5_SIZE_H_A (07ADH)	bit Symbol		/	/	Ž,		DATASIZE9	DATASIZE8	DATASIZE7
, ,	Read/Write		/			\int_{0}^{∞}	R	R	R
	Reset State						(0)	0	0
EP6_SIZE_H_A		7	6	5	4	3	2	1	0
(07AEH)	bit Symbol		/) J	4	1	DATASIZE9	DATASIZE8	DATASIZE7
	Read/Write		/	Ŧ [[/		R	R	R
	Reset State				\sim	\mathcal{A}	0	0	0
EP7_SIZE_H_A		7	6 (5	4	3	2	1	0
(07AFH)	bit Symbol					A	DATASIZE9	DATASIZE8	DATASIZE7
	Read/Write		4		A		R	R	R
	Reset State		1	<i></i>	Test		0	0	0

Note: EP4,5,6,7_SIZE_H_A registers are not used in the TMP92CH21.

		7	6	5	4	3	2	1	0
EP1_SIZE_H_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07B1H)	Read/Write						R	R	R
	Reset State		/				0	0	0
		7	6	5	4	3	2	1	0
EP2_SIZE_H_B	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07B2H)	Read/Write				/		R	R	R
	Reset State						(0)	0	0
		7	6	5	4	3	2	1	0
EP3_SIZE_H_B	bit Symbol					M	DATASIZE9	DATASIZE8	DATASIZE7
(07B3H)	Read/Write		/		/		R	R	R
	Reset State				/	H	> 0	0	0
		7	6	5	4	3	2	1	0
EP4_SIZE_H_B (07B4H)	bit Symbol				7	1	DATASIZE9	DATASIZE8	DATASIZE7
(07 6411)	Read/Write						R	R	R
	Reset State				£	/	0	0	0
		7	6	5	4)) 3 <	2	<u></u>	0
EP5_SIZE_H_B (07B5H)	bit Symbol						DATASIZE9	DATASIZE8	DATASIZE7
(07 2011)	Read/Write		/	\mathcal{A}	1	7	R	R	R
	Reset State			4			(0)	0	0
		7	6	5	<u>\</u> 4	3		1	0
EP6_SIZE_H_B (07B6H)	bit Symbol					\mathcal{H}	DATASIZE9	DATASIZE8	DATASIZE7
(0.20.7)	Read/Write		/	74-77	Ł		R	R	R
	Reset State		$\bigg/$		£	\neq	0	0	0
		7	6 ((5	4	3	2	1	0
EP7_SIZE_H_B	bit Symbol					4	DATASIZE9	DATASIZE8	DATASIZE7
(07B7H)	Read/Write		45		A		R	R	R
	Reset State		A)		LEST		0	0	0

Note: EP3,4,5,6,7_SIZE_H_B registers are not used in the TMP92CH21.

DATASIZE[9:7] (H register: Bit2 to bit0)

DATASIZE[6:0] (L register: Bit6 to bit0)

In receiving, the data number of the 1 packet received from the host is shown. This is renewed when data from the host is received with no error.

By setting EPx_MODE register, these bits are initialized to MAX pay load size in bulk/interrupt transfer, and "0" in isochronous transfer.

When dual-packet mode is selected, this bit shows the packet that can be accessed. In this case, the UDC accesses packets that divide FIFO (Packet A and Packet B) mutually. When FIFO in UDC is accessed by CPU, refer to this bit. If receiving endpoint, start reading from that packet that this bit is "1". In single-packet mode, this bit has no effect because packet-A is always used.

PKT_ACTIVE (L register: Bit7)

1: OUT_ENABLE

0: OUT_DISABLE

3.10.3.15 FRAME Register

This register shows the frame number which is issued with SOF token from the host and is used for Isochronous transfer type.

Each HIGH and LOW register shows upper and lower bits.

FRAME_L (07E1H)

	7	6	5	4	3	_2	1	0
bit Symbol	-	T[6]	T[5]	T[4]	T[3]	T[2]	T[1]	T[0]
Read/Write	R	R	R	R	R	R	R	R
Reset State	0	0	0	0	0	(0)) 0	0

FRAME_H (07E2H)

						/ 7 / 4		
	7	6	5	4	⟨3 ⟨	// 2)	1	0
bit Symbol	T[10]	T[9]	T[8]	T[7]	7	CREATE	FRAME_STS1	FRAME_STS0
Read/Write	R	R	R	R	#	R	R	R
Reset State	0	0	0	0		0	_ 1	0

T[10:7] (H register: Bit7 to bit4)

T[6:0] (L register: Bit6 to bit0)

These bits are renewed when SOF-token is received. They also show the frame-number.

CREATE (H register: Bit2)

0: DISABLE 1: ENABLE These bits show whether the function that generates SOF automatically from the UDC is enabled or not. This is used in case of error in receiving SOF token.

This function is set by accessing COMMAND register.

On reset, this bit is initialized to "0".

FRAME STS[1:0]

(H register: Bit1 and bit0)

0: BEFORE

1: VALID

2: LOST

These bits show the status whether a frame number that is shown in the FRAME register is correct or not. At the LOST status, a correct frame number is undefined.

If this register is "VALID", the number that is shown to the FRAME register is correct.

If this register is "BEFORE", during SOF auto generation, BEFORE condition shows it from USB host controller inside that from SOF generation time to reception of SOF token. Correct frame-number value is the value that is selected from FRAME register value.

3.10.3.16 ADDRESS Register

This register shows the device address which is specified by the host in bus enumeration.

By reading this register, the present address can be confirmed.

ADDRESS (07E3H)

	7	6	5	4	3	2	1	0
bit Symbol		A6	A5	A4	A3	A2	A1	A0
Read/Write		R	R	R	R	R	R	R
Reset State		0	0	0	0	0	0	0

ADDRESS [6:0] (Bit6 to bit0)

The UDC compares this registers and address in all packet ID, and UDC judges whether it is an effective transaction or not.

This is initialized to "00H" by USB reset.

3.10.3.17 EOP Register

This register is used when a control transfer type dataphase terminates or when a short packet is transmitting bulk-IN or interrupt-IN.

EOP (07CFH)

	7	6	5	4	3	_2	1	0
bit Symbol	EP7_EOPB	EP6_EOPB	EP5_EOPB	EP4_EOPB	EP3_EOPB	EP2_EOPB	EP1_EOPB	EP0_EOPB
Read/Write	W	W	W	W	W	W	W	W
Reset State	1	1	1	1	1) 1	1

Note1: EOP<EP7_EOPB, EP6_EOPB, EP5_EOPB, EP4_EOPB> registers are not used in the TMP92CH21.

Note2: When writing to this register, a recovery time of 5clocks at 12MHz is needed. After writing this register, insert dummy instruction of 420 ns or longer.

In a control transfer type dataphase, write "0" to <EPO_EOPB> when all transmission data is written to the FIFO, or read all receiving data from the FIFO. The UDC terminates its status stage on this signal.

When a short packet is transmitted by using bulk-IN or interrupt-IN endpoint, use this to terminate writing of transmission data. In this case, write "0" to <EP0_EOPB> of writing endpoint. Write "1" to other bits.

3.10.3.18 Port Status Register

This register is used when a printer class request is received.

In the case of a GET_PORT_STATUS request, the UDC operates automatically using this data.

Port Status (07E0H)

	7	6	5	4	3	_2	1	0
bit Symbol	Reserved7	Reserved6	PaperError	Select	NotError	Reserved2	Reserved1	Reserved0
Read/Write	W	W	W	W	W	W	W	W
Reset State	0	0	0	1	1	0) o	0

Note: The TMP92CH21 does not use this register since it does not support printer-class.

The data should be written before receiving request. Write "0" to the <Reserved> bit of this register. This register is initialized to "18H" on reset.

3.10.3.19 Standard Request Mode Register

This register sets the answer for Standard Request, either answering automatically in hardware, or by control through software. Each bit represents a kind of request.

When the relevant bit in this register is set to "0", the answer is executed automatically by hardware. When the relevant bit in this register is set to "1", the answer is controlled by software. If a request is received during hardware control, the interrupt signal (INT_SETUP, INT_ENDPOINTO, INT_STATUS, INT_STATUSNAK) is set to disable. If a request is received during software control, the interrupt signal is asserted, and it is controlled by software.

Note: With Automatic Set_Interface request answer, requests to interface 4 to 6 may not become request errors. If this is a problem, in Set_Interface request answer, set Standard Request Mode <S_INTERFACE> to "1" and use software.

Standard Request Mode (07D8H)

	7 ((// 6	5	4	3	2	1	0
bit Symbol	S_Interface	G_Interface	S_Config	G_Config	G_Descript	S_Feature	C_Feature	G_Status
Read/Write <	R/W	→ R/W	R/W	// R/W	R/W	R/W	R/W	R/W
Reset State	Q	0	9	0	0	0	0	0

S_Interface
G_Interface
G_Interface
S_Config
G_Config
G_Descript

(Bit 7): SET_INTERFACE
(Bit 6): GET_INTERFACE
(Bit 5): SET_CONFIGRATION
(Bit 4): GET_CONFIGRATION
(Bit 3): GET_DESCRIPTOR

S_Feature (Bit 2): SET_FEATURE C Feature (Bit 1): CLEAR FEATURE

G Status (Bit 0): GET STATUS

3.10.3.20 Request Mode Register

This register sets the answer for Class Request either automatically in hardware or by control through software. Each bit represents a kind of request.

When relevant bit in this register is set to "0", the answer is executed automatically by hardware. When relevant bit in this register is set to "1", the answer is controlled by software. If a request is received during hardware control, the interrupt signal (INT_SETUP, INT_ENDPOINTO, INT_STATUS, INT_STATUSNAK) is set to disable. If a request is received during software control, the interrupt signal is asserted, and it is controlled by software.

Request Mode (07D9H)

	7	6	5	4	3	(2)	1	0
bit Symbol		Soft_Reset	G_Port_Sts	G_DeviceId	4			
Read/Write		R/W	R/W	R/W	A.	\mathcal{M}		
Reset State		0	0	0				

Note: The TMP92CH21 does not use this register since it does not support printer-class.

 $\begin{array}{lll} - & (Bit \ 7) & : Reserved \\ Soft_Reset & (Bit \ 6) & : SOFT_RESET \\ G_Port_Sts & (Bit \ 5) & : GET_PORT_STATUS \\ G_Config & (Bit \ 4) & : GET_DEVICE_ID \\ G_Descript & (Bit \ 3 \ to \ 0) : Reserved \\ \end{array}$

Note1: SET_ADDRESS request is supported only by auto-answer .

Note2: SET_DESCRIPTOR and SYNCH_FRAME are controlled only by software

Note3: Vendor Request and Class Request (Printer Class and so on) are controlled only by software.

Note4: INT_SETUP, ENDPOINTO, STATUS and STATUSNAK interrupts assert only when it is software-control.

3.10.3.21 COMMAND Register

This register sets COMMAND at each endpoint. This register can be set to select endpoint in bit6 to bit4 and kind of COMMAND in bit3 to bit0.

COMMAND for endpoint that is supported is ignored.

COMMAND (07D0H)

	7	6	5	4	3	_2	1	0
bit Symbol		EP[2]	EP[1]	EP[0]	Command[3]	Command[2]	Command[1]	Command[0]
Read/Write		W	W	W	W	W	W	W
Reset State		0	0	0	0) o	0

Note: When writing to this register, a recovery time of 5clocks at 12MHz is needed. After writing this register, insert dummy instruction of 420 ns or longer.

EP [2:0] (Bit6 to bit4)

000: Select endpoint 0001: Select endpoint 1010: Select endpoint 2011: Select endpoint 3

COMMAND [3:0] (Bit3 to bit0)

0000: Reserved 0001: Reserved 0010: SET_DATA0

This COMMAND clear toggle sequence bit of corresponding endpoint (EP0 to EP3). If this COMMAND is input, it sets toggle sequence bit of the corresponding endpoint to "0". Data toggle for transfer is renewed automatically by UDC. However, this COMMAND execution is required if setting toggle sequence bit of endpoint to "0",. If control transfer type and Isochronous transfer type, execution of this COMMAND is not required because of hardware control.

0011: RESET

This COMMAND resets the corresponding endpoint (EP0 to EP3).

If this COMMAND is input, the corresponding endpoint is initialized. CLEAR_FEATURE request stalls endpoint. When this stall is cleared, execute this COMMAND. (This command does not affect transfer mode.)

This command initializes the following:.

- · Clear toggle sequence bit of corresponding endpoint.
- · Clear STALL of corresponding endpoint.
- · Set to FIFO ENABLE condition.
- · Clear the data in FIFO

0100: STALL

This COMMAND sets corresponding endpoint to STALL (EP0 to EP3).

If STALL handshake must be return as answer for device request, execute this command.

0101: INVALID

This COMMAND sets condition to prohibition of use of corresponding endpoint (EP1 to EP3).

If UDC detects USB_RESET signal from USB host, it sets all endpoints (except endpoint 0) to prohibition using it automatically. If Config and Interface are changed by device request, set endpoint that is not used to prohibit use.

Note: If setting endpoint that is set to Isochronous transfer mode to "no use", after change to Isochronous mode, set to "no use" by COMMAND register.

0110: CREATE_SOF

This COMMAND sets quasi-SOF generation function to enable (EP0). Default is set to disable, it must be used for Isochronous transfer.

0111: FIFO_DISABLE

This COMMAND sets FIFO of corresponding endpoint to disable (EP1 to EP3). If this command is set externally, all transfers for corresponding endpoint return NAK. When it is set externally while receiving packet, this becomes valid from next token. This

command does not affect the packet that is transferring.

1000: FIFO_ENABLE

This COMMAND sets FIFO of corresponding endpoint to enable (EP1 to EP3). If FIFO is set to disable by FIFO_DISABLE COMMAND, this command is used for release of disable condition. If set while receiving packet, this becomes valid from next token. If USB_RESET is detected from host and RESET COMMAND execute and transfer mode is set by using SET_CONFIG and SET_INTERFACE request, the corresponding endpoint enters FIFO_ENABLE condition.

1001: INIT_DESCRIPTOR

This COMMAND is used if descriptor RAM is rewritten during system operation (EP0). If UDC detects USB_RESET from host controller, it reads content of descriptor RAM automatically, and it performs relevant settings.

If descriptor RAM is changed during system operation, it must read setting again. Therefore, execute this command. When connected to USB host, this function starts reading automatically. Therefore, in this case, it is not necessary to execute this command.

1010: FIFO_CLEAR

This COMMAND initializes FIFO of corresponding endpoint (EP1 to EP3).


However, EPx_STATUS<TOGGLE> is not initialized. If resetting by software, execute this COMMAND.

This command ilnitializes the following:

- · Clear STALL of relevant endpoint.
- Set to FIFO_ENABLE condition.
- · Clear the data in FIFØ

1011: STAL_CLEAR

This COMMAND clear STALL of corresponding endpoint (EP1 to EP3). If clearing only STALL of endpoint, execute this COMMAND.



3.10.3.22 INT_Control Register

INT_STATUS_NAK interrupt is disabled and enabled by the value that is written to this register.

This is initialized to disable by external reset. When setup packet is received, it becomes disabled.

INT_Control (07D6H)

	7	6	5	4	3	2	1	0
bit Symbol						Ð		Status_nak
Read/Write						ĺ		R/W
Reset State					\int)/ 		0

In control read transfer, if the host terminates a dataphase with small data length (smaller than the data length that is specified by the host as wLength), the device side and stage management cannot be synchronized. Therefore, INT_STATUSNAK interrupt signals this shift to status stage. If needed, set to "1" after receiving setup packet.

STATUS NAK (Bit0)

0: INT_STATUS_NAK interrupt disable

1: INT_STATUS_NAK interrupt enable

3.10.3.23 USB STATE Register

This register shows the current device state for connection with USB host.

USB STATE (07CEH)

		7	6	5	4	3	2	1	0
	bit Symbol			\mathcal{A}		\longrightarrow	Configured	Addressed	Default
I	Read/Write			f		f	R/W	R	R
I	Reset State		4		1		0	0	1

Note: When writing to this register, a recovery time of 5clocks at 12MHz is needed. After writing this register, insert dummy instruction of 420 ns or longer.

Inside the UDC, the answer for each Device Request is managed by referring to these bits (Configured, Addressed and Default). If transaction for SET_CONFIG request is executed using software, write the present state to this register. If host appointconfig is 0, this becomes Unconfigured, and it is necessary to return to Addressed state. Therefore, if host appoint config is 0, write "0" to bit2.

When Configured bit (Bit2) is written "0", Addressed bit (bit 1) is set automatically by hardware. When host appoint config value that supported by device, the device must execute mode setting for each endpoint by using the value that is appointed by endpoint descriptor in the config-descriptor. After finish mode setting, set Configured bit (Bit2) to "1" before accessing EOP register. When this bit is set to "1", Addressed bit (Bit1) is set to "0" automatically.

Bit2 to bit0

000: Default

010: Addressed

100: Configured

3.10.3.24 EPx_MODE Register (x: 1 to 3)

This register sets transfer mode of endpoint (EP1 to EP3).

If SET_CONFIG and SET_INTERFACE processing is set to software control, this control must use appointed config or interface. Access this register to set mode.

EP1_MODE (0789H)

EP2_MODE (078AH)

EP3_MODE (078BH)

	7	6	5	4	3	_2	1	0
bit Symbol			Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
Read/Write			R/W	R/W	R/W	R/W	R/W	R/W
Reset State			0	0	0	0) O	0
	7	6	5	4	3 (7/2	1	0
bit Symbol			Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
Read/Write			R/W	R/W	R/W	R/W	R/W	R/W
Reset State			0	0	0) > 0	0	0
	7	6	5	4	3	2	\bigcirc	0
bit Symbol			Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
Read/Write			R/W	R/W	R/W	R/W	R/W	R/W
Reset State			0	0((//	(\) ŏ	0 (0	0

There is a limitation to the timing that can be written.

If SET_CONFIG and SET_INTERFACE processing is set to software control, after INT_SETUP interrupt is received, finish writing before accessing EOP register. This register prohibits writing when it is timing, and it is ignored.

Note1: When writing to this register, a recovery time of 5clocks at 12MHz is needed. After writing this register, insert dummy instruction of 420 ns or longer.

Note2: When writing to this register, endpoint is initialized same as RESET of COMMAND register.

DIRECTION (Bit0)

0: OUT

Direction from host to device

1: IN

Direction from device to host

MODE [1:0] (Bit1 and bit2)

00: Control transfer type

01: Isochronous transfer type

10: Bulk transfer type or interrupt transfer type

11: Interrupt (No toggle)

Note: If setting endpoint that is set to Isochronous transfer mode to "no use", after changing to Isochronous mode, set to "no use" by COMMAND register.

PAYLOAD [2:0] (Bit3, bit4 and bit5)

000: 8 bytes

001: 16 bytes

010: 32 bytes

011: 64 bytes

0100:128 bytes

0101:256 bytes

0110:512 bytes

0111:1023 bytes (Note1, 2)

Note3:Max packet size of Isochronous transfer type is 1023 bytes.

Note4:IfwMaxPacketSize of descriptor was set to other than 8, 16, ..., 1023, Payload more than descriptor value is set by auto-answer of Set_Configration and Set_Interface.

Others (Bit6 and bit7) Reserved

3.10.3.25 EPx_SINGLE Register

This register sets mode of FIFO in each endpoint (SINGLE/DUAL).

EPx_SINGLE1 (07D1H)

	7	6	5	4	3	2	1	0
bit Symbol	EP3_SELECT	EP2_SELECT	EP1_SELECT		EP3_SINGLE	EP2_SINGLE	EP1_SINGLE	
Read/Write	R/W	R/W	R/W		R/W	R/W	R/W	
Reset State	0	0	0		0	9	0	

Note: Endpoint 3 supports only SINGLE mode in the TMP92CH21.

Bit number

- 0: No use
- 1: EP1_SINGLE
- 2: EP2_SINGLE
- 3: EP3_SINGLE
- 4: No use
- 5: EP1_SELECT
- 6: EP2_SELECT
- 7: EP3_SELECT

When EPx_SELECT bit is "1", EPx_SINGLE bit becomes valid in the following content.

0: DUAL mode 1: SINGLE mode

If setting content of EPx_SINGLE bit to valid, set EPx_SELECT bit to "1".

0: Invalid

1: Valid

3.10.3.26 EPx_BCS Register

This register sets mode of access to FIFO in each endpoint.

EPx_BCS1 (07D3H)

	7	6	5	4	3	2	1	0
bit Symbol	EP3_SELECT	EP2_SELECT	EP1_SELECT	A.	EP3_BCS	EP2_BCS	EP1_BCS	
Read/Write	R/W	R/W	/ R/W	H	R/W	R/W	R/W	
Reset State	0	$\bigcirc 0 \bigcirc$	0	H	0	0	0	

Bit number

- 0: No use
- 1: EP1_BCS
- 2: EP2_BCS
- 3: EP3_BCS
- 4: No use
- 5: EP1_SELECT
- 6: EP2_SELECT
- 7: EP3_SELECT

Always write "1" to EPx_BCS bit regardless of whether endpoint is used or not.

0: Reserved

1: CPU access

If setting content of EPx_BCS bit to valid, set EPx_SELECT bit to "1".

0: Invalid

1: Valid

3.10.3.27 USBREADY Register

This register informs finishing writing data to descriptor RAM on UDC. After assigned data to descriptor RAM, write "0" to bit0.


USBREADY (07E6H)

	7	6	5	4	3	2	1	0
bit Symbol						7		USBREADY
Read/Write						\int_{Δ}		R/W
Reset State						T		0

USBREADY (Bit0)

- 0: Writing to descriptor RAM has finished.
- 1: Writing to descriptor RAM is enabled.

(However, writing to descriptor RAM is prohibited when connected to host.)



Detect level of VDD signal from USB cable, and execute initialize sequence. In this case, UDC disable detecting USB_RESET signal until USBREADY register is written "0" after release of USB_RESET.

If the pull-up resistor on D+ signal is controlled by control signal, when pull-up resistor is connected to host in OFF condition, this condition is equivalent condition with USB_RESET signal by pull-down resistor on the host side. Therefore UDC is not detected in USB_RESET until "0" is written to USBREADY register

Note1:External pull-up resistor and control switch are needed with the TMP92CH21.

Note2: The above setting is an example for communication. A specific circuit is required to prevent current flow at connector detection, no-use, and no connection.

3.10.3.28 Set Descriptor STALL Register

This register sets whether returns STALL automatically in data stage or status stage for Set Descriptor Request.

Set Descriptor STALL (07E8H)

	7	6	5	4	3	2	1	0
bit Symbol								S_D_STALL
Read/Write								W
Reset State						4		0

Bit0: S_D_STALL

0: Software control (Default)

1: Automatically STALL

3.10.3.29 Descriptor RAM

This register is used for store descriptor to RAM. The size of the descriptor is 384 bytes. However, when storing descriptor, write according to descriptor RAM structure sample.

Descriptor RAM (0500H) (067FH)

	7	6	5	4	3	2	5	0
bit Symbol	D7	D6	D5 (D4	D3	(D2)	D1	D0
Read/Write	R/W	R/W	R/W_	R/W	R/W	R/W	R/W	R/W
Reset State	Undefined							

Read/Write timing is only possible before detection of USB_RESET or during processing of SET_DESCRIPTOR request.

SET_DESCRIPTOR request processes from INT_SETUP assert until access of EOP register.

If there is rewriting request of descriptor in SET_DESCRIPTOR, process the request in the following sequence.


- 1) Read every packet of the descriptor that is transferred by SET_DESCRIPTOR.
- 2) When reading descriptor number of last packet finished, write all descriptors to RAM for descriptor.
- 3) When writing is completed, execute INIT_DESCRIPTOR of COMMAND register.
- 4) When all the process is completed, access EOP register, and finish status stage.
- 5) When INT_STATUS is received, it shows normal finish of status stage.

If USB_RESET is detected, it starts reading automatically. Therefore, when it connects to the host, executing INIT_DESCRIPTOR command is not necessary.

TOSHIBA

3.10.4 Descriptor RAM

This area stores the descriptor that is defined in USB. Device, Config, Interface, Endpoint and String descriptor must set to RAM using the following format.



Note 1: If String Descriptor is supported, set StringxLength area to size0. No support String Dedcriptor is returned STALL.

Note 2: Config Descriptior refers to descriptor sample.

Note 3: Sequencer in UDC determines Config number, Interface number and Endpoint number. Therefore, if supporting Endpoint number is small, assign address according to priority.

Note 4: This function become effective only in case of store descriptor as RAM.

Note 5: RAM size is total 384 bytes.

Note 6: Possible timing in RD/WR of descriptor RAM is only before detection of USB_RESET and processing of SET_DESCRIPTOR request. (Prohibit access other than this timing.)

Writing must finish before connection to USB host and processing of SET_DESCRIPTOR request.

SET_DESCRIPTOR request processes from INT_SETUP assert until access of EOP register.

Note 7:The class descriptor, and the vender descriptors, etc except a standard descriptor cannnot be supported by an auto bus enumeration.

Descriptor RAM setting example:

Address	Data	Description	Description
Device Des		Docompaion	Bosonphon
		hi an ath	
500H	12H	bLength	Davidas Dagarintar
501H	01H	bDescriptorType	Device Descriptor
502H	00H	bcdUSB (L)	USB Spec 1.00
503H	01H	bcdUSB (H)	IFC's specify own
504H	00H	bDeviceClass	
505H	00H	bDeviceSubClass	
506H	00H	bDeviceProtocol	· (0/\)
507H	08H	bMaxPacketSize0	Tankina
508H	6CH	bVendor (L)	Toshiba
509H	04H	bVendor (H)	
50AH	01H	IdProduct (L)	
50BH	10H	IdProduct (H)	00
50CH	00H	bcdDevice (L)	Release 1.00
50DH	01H	bcdDevice (H)	
50EH	00H	bManufacture)) \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
50FH	00H	IProduct	
510H	00H	bSerialNumber	
511H	01H	bNumConfiguration	(C) v
Config1 De		Diagosth	
512H	09H	BLength	
513H	02H	bDescriptorType	Config Descriptor
514H	4EH	wtotalLength (L)	78 bytes
515H	00H	wtotalLength (H)	
516H	01H	bNumInterfaces	
517H	01H	bConfigurationValue	<u> </u>
518H	00H A0H	iConfiguration bmAttributes	Due newared remete wakeup
519H	31H	MaxPower	Bus-powered remote wakeup 98 mA
51AH		IternateSetting0	96111A
51BH	09H	bLength	
51CH	04H	bDescriptorType	Interface Descriptor
51DH	00H	bInterfaceNumber	Interface Descriptor
	V/		AltornataSattingO
51EH 51FH	00H 01H	bAlternateSetting bNumEndpoint	AlternateSetting0
√520H	07H	bInterfaceClass	
	07H ▶ 01H	bInterfaceSubClass	
521H 522H	01H	bInterfaceProtocol	
523H	00H	interface	
Endpoint1		interiace	
524H	07H	bLength	
524H 525H	05H	bDescriptorType	Endpoint Descriptor
-	01H		OUT
526H 527H	01H 02H	bEndpointAddress bmAttributes	BULK
528H	40H	wMaxPacketSize (L)	64 bytes
529H	00H	wMaxPacketSize (H)	
52AH	00H	bInterval	

Address	Data	Description	Description
Interface0 I	Descriptor A	IternateSetting1	
52BH	09H	bLength	
52CH	04H	bDescriptorType	Interface Descriptor
52DH	00H	bInterfaceNumber	
52EH	01H	bAlternateSetting	AlternateSetting1
52FH	02H	bNumEndpoints	
530H	07H	bInterfaceClass	
531H	01H	bInterfaceSubClass	
532H	02H	bInterfaceProtocol	. (7/^
533H	00H	iInterface	$\langle \langle \langle \langle \rangle \rangle \rangle$
Endoint1 D	escriptor		
534H	07H	bLength	
535H	05H	bDescriptorType	Endpoint Descriptor
536H	01H	bEndpointAddress	OUT
537H	02H	bmAttributes	BULK
538H	40H	wMaxPacketSize (L)	64 bytes
539H	00H	wMaxPacketSize (H))) 6 (0)6
53AH	00H	bInterval	
Endpoint2 I	Descriptor	7()	
53BH	07H	bLength	
53CH	05H	bDescriptorType	Endpoint Descriptor
53DH	82H	bEndpointAddress	IN (7)
53EH	02H	bmAttributes	BULK
53FH	40H	wMaxPacketSize (L)	64 bytes
540H	00H	wMaxPacketSize (H)	
541H	00H	bInterval	
Interface0 I	Descriptor A	lternateSetting2	<u> </u>
542H	09H	bLength	*
543H	04H	bDescriptorType	Interface Descriptor
544H	00H	bInterfaceNumber	•
545H	02H((bAlternateSetting	AlternateSetting2
546H /	03H	bNumEndpoints	
547H	FFH	bInterfaceClass	
548H	00H	bInterfaceSubClass	
549H	FFH	bInterfaceProtocol	
54AH	H00	iInterface	
Endpoint1	Descriptor		
54BH)07H	bLength	
54CH	05H	bDescriptorType	Endpoint Descriptor
54DH	01H	bEndpointAddress	OUT
54EH	02H	bmAttributes	BULK
54FH	(40H	wMaxPacketSize (L)	64 bytes
550H	00H	wMaxPacketSize (H)	
551H	00H	binterval	
Endpoint2	Descriptor	*	
552H	07H	bLength	
553H	05H	bDescriptorType	Endpoint Descriptor
554H	82H	bEndpointAddress	IN
555H	02H	bmAttributes	BULK
556H	40H	wMaxPacketSize (L)	64 bytes
557H	00H	wMaxPacketSize (H)	
558H	00H	bInterval	

Address	DATA	Description	Description				
Endpoint3 I	Descriptor						
559H	07H	bLength					
55AH	05H	bDescriptorType	Endpoint Descriptor				
55BH	83H	bEndpointAddress	IN				
55CH	03H	bmAttributes	Interrupt				
55DH	08H	wMaxPacketSize (L)	8 bytes				
55EH	00H	wMaxPacketSize (H)					
55FH	01H	bInterval	1 ms				
String Desc	criptor Lengt	h Setup Area	• (7/4				
560H	04H	bLength	Length of String Descriptor0				
561H	10H	bLength	Length of String Descriptor1				
562H	00H	bLength	Length of String Descriptor2				
563H	00H	bLength	Length of String Descriptor3				
String Desc	criptor0	^					
564H	04H	bLength					
565H	03H	bDescriptorType	String Descriptor				
566H	09H	bString	Language ID 0x0409				
567H	04H	bString					
String Desc	criptor1						
568H	10H	bLength					
569H	03H	bDescriptorType	String Descriptor				
56AH	00H	bString	(Toshiba)				
56BH	54H	bString	I (V//))				
56CH	00H	bString					
56DH	6FH	bString	0				
56EH	00H	bString					
56FH	73H	bStrIng	S				
570H	00H	bString	*				
571H	68H	bString	h				
572H	00H	bString					
573H	69H((6String	i				
574H /	00H	bString					
575H	62H	bStrIng	b				
576H	Ø0H	bString					
577H	61H	bString	а				
String Desc	String Descriptor2						
String Desc	criptor3						

3.10.5 Device Request

3.10.5.1 Standard request

UDC support automatically answers in standard request.

(1) GET_STATUS Request

This request automatically returns to status that is determined by receive side.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10000000B	GET_STATUS	0	0	2	Device, interface or
10000001B			Interface		endpoint status
10000010B			endpoint	$(O/\wedge$	

Request to device returns according to priority of little endian as follows.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0 <	0	Remote wakeup	Self power
D15	D14	D13	D12	D11//	D10	D9	D8
0	0	0	0	0	0	(Q 70	//)0/

• Remote wakeup

Reinstates current remote wakeup setting.

This bit is set or reset by SET_FEATURE or CLEAR_FEATURE request, Default is "0".

• Self power

Reinstates current power supply setting. This bit returns Self or BusPower according to value that is set to bmAttributes field in Config descriptor.

Request to interface returns 00H of 2 bytes.

Request to endpoint returns according to priority of little endian as follows.

D7	D6 ((// D5	D4	D3	D2	D1	D0
0 /	0)		_ 0 (//	/ \ 0	0	0	HALT
D15	D14	√D13	D12	D11	D10	D9	D8
0	0	0 /	_0/	0	0	0	0

• HALT

Returns to halt status of selected endpoint.

TOSHIBA

(2) CLEAR_FEATURE request

This request clears or disables the relevant function.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
00000000B 00000001B 00000010B	CLEAR_ FEATURE	Feature selector	0 Interface endpoint	0	None

• Reception side device

Feature selector: 1 Present remote wakeup setting is disabled.

Feature selector: except 1

STALL state

• Reception side interface

STALL state

• Reception side end point

Feature selector: 0 Halt of relevant endpoint is cleared

> Note: When cleared HALT state, following is set.

> > ·Initialize FIFO

·Clear the toggle sequence bit

·Clear STALL state

Feature selector: except 0 STALL state

Note: Stalls if request is to non-existent endpoint.

(3) SET_FEATURE request

This request sets or enables the relevant function.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
00000000B 00000001B 00000010B	SET_ FEATURE	Feature selector	0 Interface endpoint	0	None

Reception side device

Feature selector: 1

Present remote wakeup setting is disabled.

Feature selector: except 1

STALL state

Reception side interface

STALL state

Reception side end point

Feature selector: 0

Halt of relevant endpoint

Feature selector: except 0

STALL state

Note: Stalls if request is to non-existent endpoint.

(4) SET_ADDRESS request

This request sets the device address. Answer subsequent requests using this device address.

Answer requests using the current device address until the status stage of this request is terminated normally.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
00000000B	SET_ADDRESS	Device Address	0	(0)>	None

(5) GET_DESCRIPTOR request

This request transmits appointed descriptor.

bmRequestType	bRequest	wValue	wIndex	Data
10000000B	GET_ DESCRIPTOR	Descriptor type and Descriptor index	0 Descriptor of length Language ID	Descriptor

• Device Device transmits device descriptor that is stored in descriptor RAM.

There is an IdProductm bcdDevice field as register in this device. When descriptor ROM is used, if the descriptor data is determined as ROM, this area only can be rewritten. Access this register before connecting to USB host.

- Config
 Config transmits config descriptor that is stored in descriptor RAM.
 At this point, it transmits not only config descriptor but also interface and endpoint descriptor.
- String String transmits string descriptor of index that is specified by lower byte of wValue field.

Note: Descriptor of short data length in wLength and descriptor length is automatically transmitted by answer of Get_Descriptor.

(6) SET_DESCRIPTOR request

This request sets or enables the relevant function.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
0000000B	SET_	Descriptor type	0	Descriptor	Descriptor
	Descriptor	and	or	length	
		Descriptor index	Language ID		

Automatic answer of this request is not supported.

According to INT_SETUP interrupt, if the request received was identified as a SET_DESCRIPTOR request, take back data after confirming EP0_DSET_A bit of DATASET register is "1". When completed, access EOP register, and write "0" to EP0_EOPB bit, so status stage is finished. The process is the same for a vendor request.

Please refer to vendor request section.

(7) GET_CONFIGURATION request

This request returns configuration value of present device.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10000000B	GET_ CONFIG	0	0		Configuration value

If it is not configured, it returns "0". Otherwise, it returns the configuration value.

(8) SET_CONFIGURATION request

This request sets device configuration.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
00000000B	SET_ CONFIG	Configuration value		0	None

If is the configuration value is that specified using lower byte of wValue field. When this value is "0", it is not configured.

(9) GET_INTERFACE request

This request returns AlternateSetting value that is set by specified interface.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10000001B	GET_ INTERFACE	0	Interface	1	Alternate setting

If there is no specified interface, it enters STALL state.

Note: If the descriptor is configured no endpoint in interface, use the software answer since automatic answer of GET_INTERFACE request by hardware is not supported.

(10) SET_INTERFACE request

This request selects AlternateSetting in specified interface.

bmRequestType	bRequest	wValue	wIndex wLen	gth	Data
0000001B	SET_ INTERFACE	Alternate setting	Interface 0	~	None

If there is no specified interface, it enters STALL state.

Note: If the descriptor is configured no endpoint in interface, use the software answer since automatic answer of SET_INTERFACE request by hardware is not supported.

(11) SYNCH_FRAME request

This request transmits synchronous frame of endpoint.

bmRequestType	bRequest	wValue	wIndex	wLength	Data
10000010B	SYNCH_FRAME) 0	Endpoint	2	Frame No.

Automatic answer of this request is not supported.

According to INT_SETUP interrupt, if request received was identified as a SYNCH_FRAME request, write 2byte data in Frame No after confirming EPO_DSET_A bit of DATASET register is "0". When completed, access EOP register, and write "0" to EPO_EOPB bit, so status stage is finished. This can be used only where the endpoint supports isochronous transfer type and supports this request. The process is the same for a vendor request.

Please refer to vendor request section.

3.10.5.2 Printer Class Request

UDC does not support "Automatic answer" of printer class request.

Processing of Class requests is the same as for vendor requests when answering INT_SETUP interrupts.

(1) GET_PORT_STATUS request

This request transmits Port Status to host.

bmRequestType	bRequest	wValue	WIndex	wLength	Data
10100001B	GET_ PORT_STATUS	0	Interface		Port status

UDC has an internal Port_STATUS register. Therefore, write port information to this register. When this request is received, data of Port_Status register is transmitted. Set port information to Port_Status register using application before setting register. Port information of only 1 type can be transmitted, so wIndex value is ignored.

D7	D6	D5	D4	D3	D2	D1	100
Reserved	Reserved	Paper error	Select	Not error	Reserved	Reserved	Reserved

(2) SOFT_RESET request

This request receives soft reset.

bmRequestType	bRequest	wValue	WIndex	wLength	Data
00100011B	SOFT_RESET) 0	Interface	0	None

When soft reset is received, SOFT_RESET flag is set. When status stage is finished, SOFT_RESET flag is reset. This request receive flag is of only 1 type, so wIndex field value is ignored.

(3) Vendor request (Class request)

UDC does not support "Automatic answer" of Vendor requests.

According to INT_SETUP interrupt, access the register in which the device request is stored, and identify the request. If this request is a Vendor request, control the UDC externally, and process the Vendor request.

Below is an explanation for the case where data phase is transmitting (Control read), and for the case where data phase is receiving (Control write).

(a) Control request

bmRequestType	bRequest	wValue	wIndex	wLength	Data
110000xxB	Vendor specific	Vendor specific	Vendor specific	Vendor specific (Expire 0)	Vendor data

When INT_SETUP is received, identify contents of request by bmRequestType, bRequest, wValue, wIndex and wLength registers and process each request. According to application, access Setup_Received register after request has been identified. UDC must also be informed that INT_SETUP interrupt has been recognized.

After transmitting data prepared in application, access DATASET register, and confirm EPO_DSET_A bit is "0". After confirming, write data FIFO of endpoint 0. If transmitting data is more than payload, write data after it confirming whether EPO_DSET_A bit in DATASET register is "0". (INT_ENDPOINT0 interrupt can be used.) If writing all data is finished, write "0" to EPO bit of EOP register. When UDC receives this, the status stage finishes automatically.

INT_STATUS interrupt is asserted when UDC finishes status stage normally. If finishing status stage normally is recognized by external application, manage this stage by using this interrupt signal. If status stage cannot be finished normally and during status stage, a new SETUP token may be received. In this case, when INT_SETUP interrupt signal is asserted, "1" is set to STAGE_ERROR bit of EPO_STATUS register informing externally that the status stage cannot be finished normally.

The dataphase may have finished on a data number that is shorter than the value showed to wLength by protocol of control read transfer type in USB. If the application program is configured using only the wLength value, processing cannot be carried out when the host shifts status stage without arriving at the expected data number. At this point, shifting to status stage can be confirmed by using INT_STATUSNAK interrupt signal. (However, releasing mask of STATUS_NAK bit by using interrupt control register is needed.) In Vendor Request, this problem will not occur because the receiving buffer size is set to host controller by driver. (In every host, data (data that is transmitted from device by payload of 8 bytes) may be taken to be short packet until confirmation of payload size on device side. Therefore, exercise care if controlling standard requests by software.)

(b) Control write/request

There is no dataphase

bmRequestType	bRequest	wValue	wIndex	wLength	Data
010000xxB	Vendor specific	Vendor specific	Vendor specific	0	None

When INT_SETUP is received, identify contents of request by bmRequestType, bRequest, wValue, wIndex, wLength registers, and process each request. According to application, access Setup_Received register after request has been identified. UDC must also be informed that the INT_SETUP interrupt has been recognized. If application processing is finished, write "0" to EPO bit of EOP register. When UDC receives this, the status stage finishes automatically.

There is dataphase

bmRequestType	bRequest	wValue	wIndex	wLength	Data
010000xxB	Vendor specific	Vendor specific	Vendor specific	Vendor specific (Except for 0)	Vendor data

When INT_SETUP is received, identify contents of device request by bmRequestType, bRequest, wValue, wIndex, wLength registers, and process each request. According to application, access Setup_Received register after request has been identified. UDC must also be informed that the INT_SETUP interrupt has been recognized.

After receiving data prepared in application, access DATASET register, and confirm EPO_DSET is "1". After confirming, read data FIFO of endpoint 0. If data is more than payload, write data after it confirming whether the EPO_DSET_A bit in DATASET register is "1". (INT_ENDPOINTO interrupt can be used.) If reading all data is finished, write "0" to EPO bit of EOP register. When UDC receives this, the status stage finishes automatically.

INT_STATUS interrupt is asserted when UDC finishes status stage normally. If finishing status stage normally is recognized by external application, manage this stage by using this interrupt signal. If status stage cannot be finished normally and during status stage, a new SETUP token may be received. In this case, when INT_SETUP interrupt signal is asserted, "1" is set to STAGE_ERROR bit of EPO_STATUS registerinforming externally that the status stage cannot be finished normally.

Below is control flow in UDC as seen from application.




Figure 3.10.2 Control Flow in UDC as seen from Application

Note: This chart does not cover special cases such as overlap receive SETUP packet. Please refer to chapter of 3.10.6 (2) (c)Control transfer type.

3.10.6 Transfer mode and Protocol Transaction

The UDC performs the following automatically in hardware;

- Receive packet
- Determine address endpoint transfer mode
- Error process
- Confirm toggle bit CRC of data receiving packet
- Generate toggle bit CRC of data transmitting packet, etc.
- Handshake answer

(1) Protocol outline

Format of USB packet is shown below. This is processed during transmission and receiving by hardware into the UDC.

SYNC field

This field always comes first in each packet, and input data and internal CLK is synchronized in the UDC.

• Packet identification field (PID)

This field follows SYNC field in every USB packet. The UDC distinguishes the PID type and determines the transfer type by decoding this code.

Address field

The UDC uses this field to confirm whether or not this function was specified by the host. The UDC compares the address with that set to the ADDRESS register. If the address accords with it, the UDC continues the process. If the address does not accord, the UDC ignores this token.

Endpoint field

If sub-channels of more than two are needed in fields of 4 bits, it decides the function. The UDC can support a maximum of seven endpoints, excluding the control endpoint. Tokens for endpoints that are not permitted are ignored.

• Frame number field

A field of 11 bits is added by the host at each frame. This field follows the SOF token that is transmitted first in each frame, and the frame number is specified. The UDC reads the content of this field when the SOF token is received, and sets the frame number to the FRAME register.

Data field

This field is data of unit byte in bytes 0 to 1023. When receiving it, the UDC transfers only part of this data to FIFO, and after CRC is confirmed, an interrupt signal is asserted and the UDC informs FIFO that data transfer is completed. When transmitting, following IN token, FIFO data is transferred. Finally, data CRC field is attached.

CRC function

5 bits CRC is attached to the token, and 15 bits CRC to the data. The UDC automatically compares the CRC of the received data with the attached CRC. When transmitting, CRC is generated automatically and is transmitted. This function may be compared by various transfer modes.

(2) Transfer mode

UDC supports FULL speed transfer mode.

• FULL speed device

Control transfer type

Interrupt transfer type

Bulk transfer type

Isochronous transfer type

The following is an explanation of UDC operation in each transfer mode.

The explanation is of data flow up until FIFO.

(a) Bulk transfer type

Bulk transfer type warrants transferring no error between host and function by using detect error and retry. Basically, 3 phases are used token, data and handshake. However, with flow control and a STALL condition, data phase is changed to hand shake phase, and it become to 2 phases. The UDC holds status of each endpoint, and flow control is controlled in hardware. Each endpoint condition can be confirmed using EPx_STATUS register.

(a-1) Transmission bulk mode

Below is the transaction format for bulk transfer during transmitting.

- Token: IN
- Data: DATA0/DATA1, NAK, STALL
- Handshake: ACK

Control flow

Below is the control-flow when the UDC receives an IN token.

- 1. The token packet is received and the address endpoint number error is confirmed, and it checks whether the relevant endpoint transfer mode corresponds with the IN token. If it does not correspond, the state returns to IDLE.
- 2. Condition of EPx_STATUS register is confirmed.
 - INVALID condition: State returns to IDLE.
 - STALL condition: Stall handshake is returned and state returns to IDLE.

FIFO condition is confirmed, if data number of 1 packet is not prepared, NAK handshake is returned, and state returns to IDLE.

If data number of 1 packet is prepared to FIFO, it shifts to 3

3. Data packet is generated.

Data packet generated by using toggle bit register in UDC.

Next, data is transferred from FIFO of internal UDC to SIE, and data packet is generated. At this point, the transferred data number is confirmed. And if there is more than the maximum payload size of each endpoint, bit stuff error is generated, transfer is finished, and STATUS becomes STALL.

- 4. CRC bit (counted transfer data of FIFO from first to last) is attached to last.
- 5. When ACK handshake from host is received,
 - Clear FIFO.
 - Clear DATASET register.
 - Renew toggle bit, and prepare for next.
 - Set STATUS to READY.

UDC finishes normally. FIFO can receive the next data.

If a time out occurs without receiving ACK from host,

- Set STATUS to TX_ERR.
- Return FIFO address pointer.

Execute above setting. And wait next retry keeping FIFO data.

This flow is shown in Figure 3.10.3.




Figure 3.10.3 Control Flow in UDC (Bulk transfer type (transmission)/Interrupt transfer type (transmission))

(a-2) Receiving bulk mode

Below is the transaction format for receiving bulk transfer type.

• Token: OUT

• Data: DATA0/DATA1

• Handshake: ACK, NAK, STALL

Control flow

Below is the control-flow when the UDC receives an IN token.

- 1. The token packet is received and the address endpoint number error is confirmed, and it checks whether the relevant endpoint transfer mode corresponds with the OUT token. If it does not correspond, the state returns to IDLE.
- 2. Condition of status register is confirmed.
 - INVALID condition: State returns to IDLE.
 - STALL condition: When dataphase finishes, stall handshake is returned, the state returns to IDLE, and data is canceled.

FIFO condition is confirmed, if data number of 1 packet is not prepared, present transferred data is canceled, NAK handshake is returned after dataphase, and the state returns to IDLE.

3. Data packet is received.

Data is transferred from SIE of internal UDC to FIFO. At this point, it confirms transferred data number, and if there is more than the maximum payload size of each endpoint, STATUS becomes STALL and the state returns to IDLE. ACK handshake does not return.

4. After last data is transferred, the counted CRC is compared with the transferred CRC. If they do not correspond, STATUS is set to RX_ERR and the state returns to IDLE. At this point ACK is not returned.

After retry, when next data is received normally, STATUS changes to DATIN. If the data toggle does not correspond, it is judged not to have taken ACK in the last loading, the current loading is regarded as a retry of the last loading and data is canceled. Set STATUS as RX_ERR, return to host and return to IDLE. FIFO address pointer returns, and the next data can be received.


5. If CRC is compared with toggle and it finishes normally, ACK handshake is returned.

Below is the process in the UDC.

- Set transfer data number to DATASIZE register.
- Set DATASET register.
- Renew toggle bit, and prepare for next.
- Set STATUS to READY.

UDC finishes normally.

This flow is shown in Figure 3.10.4.



(b) Interrupt transfer type

Interrupt transfer type uses the same transaction format as transmission bulk transfer.

For transmission using toggle bit, hardware setting and answer in the UDC are the same as for transmission bulk transfer. Interrupt transfer can be transferred without using toggle bit. In this case, if ACK handshake from host is not received, toggle bit is renewed, and finish is normal. The UDC clears FIFO for next transfer.

(b-1) Interrupt transmitting mode (Toggle mode)

UDC operation is same as in bulk transmission mode. Please refer to section (a).

(b-2) Interrupt transmission mode (Not toggle mode)

This is basically the same as bulk transmission mode. However, if ACK handshake from host is not received, transaction is different.

When ACK handshake from host is received after transmission of data packet, Clear FIFO.

- Clear DATASET register.
- Renew toggle bit and prepare for next.
- Set STATUS to READY.

UDC finishes normally by above transaction. FIFO can receive next data.

If a time out occurs without receiving ACK from host,

- Clear FIFO.
- Clear DATASET register.
- Renew toggle bit and prepare for next.
- Set STATUS to TX_ERR.

Execute above setting. This setting is the same except for STATUS changes.



(c) Control transfer type

Control transfer type is configured in the three stages below.

- Setup stage
- Data stage
- Status stage

Data stage is sometimes skipped. Each stage is configured in one or several transactions. The UDC executes each transaction while managing three stages in hardware. Control transfer has the 3 types given below depending on whether there is data stage or not, and on direction.

- Control read transfer type
- Control write transfer type
- Control write transfer type (No data stage)

The 3 transfer sequences are shown in Figure 3.10.6, Figure 3.10.7 and Figure 3.10.8.

The UDC automatically answers standard requests in hardware. Class request and vendor request must have an intervening CPU controlling the UDC.

Below is the control flow in the UDC and the control flow in the intervening CPU.

(c-1) Setup stage

Setup stage is the same as transmission bulk transaction except that token ID becomes SETUP.

However, control flow in the UDC is different,

- Token: SETUP
- Data: DATA 0
- Handshake: ACK

Control flow

Below is the control flow in the UDC when SETUP token is received.

- 1. SETUP token packet is received and address, endpoint number and error are confirmed. It also checks whether the relevant endpoint is in control transfer mode.
- 2. STATUS register state is confirmed.

State returns to IDLE only if it is INVALID state.

In bulk transfer mode, receiving data is enabled by STATUS registers value and FIFO condition. However, in SETUP stage, STATUS is returned to READY and accessing from the CPU to FIFO is always prohibited, and internal FIFO of endpoint 0 is cleared. It also prepares for following dataphase.

If the CPU accesses Setup Received registers in the UDC, it recognizes Device request as received, and accessing from the CPU to EP0 is enabled.

This function is for receiving a new request when the current device request has not finished normally.



3. Data packet is received.

Device request of 8 bytes from SIE in UDC is transferred to the request register below.

- bmRequestType register
- bmRequest register
- wValue register
- wIndex register
- wLength register
- 4. After last data is transferred, counted CRC is compared with transferred CRC. If they do not correspond, STATUS is set to RX_ERR and the state returns to IDLE. At this point it does not return ACK, and host retries.
- 5. If CRC corresponds with toggle and it finishes normally, ACK handshake is returned to host. The process in the UDC is shown below.
 - Receiving device request is judged whether software control or hardware control. If the request needs control in software, INT_SETUP interrupt is asserted. If hardware is used, INT_SETUP interrupt is not asserted.
 - According to stage control flow, prepare for next stage.
 - Set STATUS to DATAIN.
 - Set toggle bit to "1".

The Setup stage is completed by the above.

This flow is shown in Figure 3.10.5.


8-byte data that is transferred by this SETUP stage is device request.

The CPU must process corresponding to device request.

The UDC detects the following contents only from data of 8 bytes, and it manages stage in hardware.

- Whether there is data stage or not
- Data stage direction

These are used to determine control read transfer type, control write transfer type, and control write transfer type (no data phase).



(c-2) Data stage

Data stage is configured by one or several transactions based on toggle sequence.

The transaction is the same as for format transmission or receiving bulk transaction except for the following differences:

- Toggle bit starts from "1" by SETUP stage.
- It determines whether right or not by comparing IN and OUT token with direction bit of device request. If a token of the opposite direction is received, it is recognized as status stage.
- INT_ENDPOINT0 interrupt is asserted.

(c-3) Status stage

Status stage is configured 0-data-length packet with DATA1's PID and handshake IN or OUT token. It uses a transaction in the opposite direction to the preceding stage.

The combination is given below.

- Control read transfer type: OUT
- Control write transfer type: IN
- Control write transfer type (not dataphase): IN

UDC processes status stage base of control flow in control transfer type. At this point, CPU must write "0" to EPO bit of EOP register in last transaction for status stage to finish normally.

Details of status stage are given below.

(c-3-1) IN status stage

IN status stage transaction format is given below.

- Token: IN
- (Data: DATA1 (0 data length), NAK, STALL
- Handshake: ACK

Control flow

The transaction flow of IN status stage in UDC is given below.

- 1. Token packet is received and address, endpoint number and error are confirmed. If it does not corrspond, the state returns to IDLE. If status stage is enabled based on stage control flow in the UDC, advance to next stage.
- 2. STATUS register state is confirmed.
 - INVALID condition: State returns to IDLE.
 - STALL condition: Stall handshake is returned and state returns to IDLE.

Confirmation of whether EOP register is accessed or not is carried out externally. If it is not accessing, NAK handshake is returned to continue control transfer, and state returns to IDLE.

3. If EOP register access is confirmed, 0-data-length data packet and CRC are transmitted.



- 4. If ACK handshake from host is received,
 - Set STATU to READY.
 - Assert INT_STATUS interrupt.

It finishes normally by the above transaction.

If a time out occurs without receiving ACK from host,

 Set STATUS register to TX_ERR and state returns to IDLE, and wait for restring status stage.

At this point, if new SETUP stage is started without status stage finishing normally, the UDC sets error to STATUS register.

(c-3-2) OUT status stage

The transaction format for OUT status stage is given below.

- Token: OUT
- Data: DATA1 (0 data length)
- Handshake: ACK, NAK, STALL

Control flow

The transaction flow for OUT status stage in the UDC is given below.

- Token packet is received and address, endpoint number and error are confirmed. If they do not correspond, the state returns to IDLE. If status stage is enabled based on stage control flow in the UDC, advance to next stage.
- 2. STATUS register state is confirmed.
 - INVALID condition: State returns to IDLE.
 - STALL condition: Data is cleared, stall handshake is returned, and state returns to IDLE.

Whether EOP register is accessed or not is confirmed externally. If it is not accessed, NAK handshake is returned to continue control transfer, and state returns to IDLE.

- 3. If EOP register access is confirmed, 0-data-length data packet and CRC are received.
- 4. If there is no error in data, ACK handshake is transmitted to host.
 - Set STATUS to READY.
 - Assert INT_STATUS interrupt.

It finishes normally by the above transaction.

If there is an error in data, ACK handshake is not returned.

• Set RX_ERR to STATUS register and return to IDLE. It waits to retry status stage.

At this point, if new SETUP stage is started without status stage finishing normally, the UDC sets error to STATUS register. For sequence of this protocol, refer to section supplement.



(c-4) Stage management

The UDC manages each stage of control transfer by hardware.


Each stage is changed by receiving token from USB host, or CPU accesses register. Each stage in control transfer type has to process combination software. UDC detects the following contents from 8-byte data in SETUP stage. The stage is managed by determining control transfer type.

- Whether there is data stage or not
- Data stage direction

Based on these it is determined to be either control read transfer type, control write transfer type, or control write transfer type (No data stage).

Various conditions for changing stage in control transfer are given below.

If receiving token for next stage from host before switching to next stage from state of internal UDC, NAK handshake is returned and BUSY is informed to USB host. In all control transfer types, if SETUP token is received from host, present transaction is stopped, and it switches to SETUP stage in the UDC. The CPU receives new INT_SETUP even if it is processing previous control transfer.



Stage change condition of control read transfer type

- 1. Receive SETUP token from host
 - Start setup stage in UDC.
 - Receive data in request normally and judge. And assert INT_SETUP interrupt externally.
 - Change data stage in the UDC.
- 2. Receive IN token from host
 - The CPU receives a request from the request register every INT SETUP interrupt.
 - Judge request and access Setup Received register to inform the UDC that INT_SETUP interrupt has been recognized.
 - According to Device request, monitor EP0 bit of DATASET register, and write data to FIFO.
 - If the UDC is set data of payload to FIFO or CPU set short packet transfer in EOP register, EP0 bit of DATASET register is set.
 - The UDC transfers data that is set to FIFO to host by IN token interrupts.
 - When the CPU finishes transaction, it writes "0" to EP0 bit of EOP register.
 - Change status stage in the UDC.
- 3. Receive OUT token from host.
 - Return ACK to OUT token and change state to IDLE in the UDC.
 - Assert INT_STATUS interrupt externally.

These changing conditions are shown in Figure 3.10.6.




Figure 3.10.6 The Control Flow in UDC (Control Read Transfer Type)

Stage change condition of control writes transfer type

- 1. Receive SETUP token from host.
 - Start setup stage in the UDC.
 - Receive data in request normally and judge. And assert INT_SETUP interrupt externally.
 - Change data stage in the UDC.
- 2. Receive OUT token from host.
 - CPU receives a request from the request register every INT_SETUP interrupt.
 - Judge request and access Setup Received register for inform the UDC that INT_SETUP interrupt has been recognized.
 - Receive dataphase data normally, and set EP0 bit of DATASET register.
 - The CPU receives data in FIFO by setting DATASET.
 - The CPU processes receiving data by device request.
 - When the CPU finishes transaction, it writes "0" to EP0 bit of EOP register.
 - Change status stage in the UDC.
- 3. Receive IN token from host.
 - Return data packet of 0 data to IN token and change state to IDLE in the UDC.
 - Assert INT_STATUS interrupt externally when ACK for 0 data packet is received.

These changing conditions are shown in Figure 3.10.7.




Figure 3.10.7 The Control Flow in UDC (Control Write Transfer Type)

In control read transfer type, transaction number of data stage does not always correspond with the data number specified by the device request. The CPU can therefore process using INT_STATUSNAK interrupt. However, when class and vendor request is used, wLength value corresponds to data transfer number in data phase. With this setting, using this interrupt is not need. Data stage data can be confirmed by accessing DATASIZE register.

Stage change condition of control write (no data stage) transfer type

- 1. Receive SETUP token from host
 - Start setup stage in UDC.
 - Receive data in request normally and judge. And assert INT_SETUP interrupt externally.
 - Change data stage in the UDC.
- 2. Receive IN token from host
 - CPU receives a request from the request register every INT_SETUP interrupt.
 - Judge request and access Setup Received register to inform the UDC that INT_SETUP interrupt has been recognized.
 - The CPU processes receiving data by device request.
 - When the CPU finishes transaction, it writes "0" to EP0 bit of EOP register.
 - Change status stage in the UDC.
 - Return data packet of 0 data to IN token and change state to IDLE in the UDC.
 - Assert INT_STATUS interrupt externally when ACK for 0 data packet is received.

(SETUP/DATA)(ACK NAK DATA IN IN INT_SETUP INT_ ENDPOINT0 INT_STATUS REQUEST FLAG **DATASET** register βŲ **BRD BWR** bmRequestType register bRequest register Setup Received register EOP register wValue register wlNdex register wLength register

Figure 3.10.8 The Control Flow in UDC (Control Write Transfer Type not Dataphase)

92CH21-260

(d) Isochronous transfer type

Isochronous transfer type is guaranteed transfer by data number that is limited to each frame.

However, this transfer does not retry when an error occurs. Therefore, Isochronous transfer type transfer only 2 phases (token, data) and it does not use handshake phase. And data PID for data phase is always DATA0 because this transaction does not support toggle sequence. Therefore, UDC does not confirm when data PID is in receiving mode.

Isochronous transfer type processes data every frame. Therefore, all transactions for completed transfers use receiving SOF token. The UDC uses FIFO that is divided into two in Isochronous transfer type.

(d-1) Isochronous transmission mode

The transaction format for Isochronous transfer type format in transmitting is given below.

• Token: IN

• Data: DATA0

Control flow

Isochronous transfer type is frame management. And data that is written to FIFO in endpoint is transmitted by IN token in the next frame.

Below are two conditions in FIFO of Isochronous transmission mode transferring.

- X. FIFO for storing data that transmits to host in present frame (DATASET register bit = 1)
- Y. FIFO for storing data for transmitting host in next frame (DATASET register bit = 0)

FIFO that is divided into two (packet A and packet B) conditions is whether X condition or Y condition. The flow below is explained as X Condition (packet A), Y Condition (packet B) in present frame.

X and Y conditions change one after the other by receiving SOF.

Control flow in the UDC when receiving IN token is shown below.

- 1. Token packet is received and address endpoint number error is confirmed, and it checks whether the relevant endpoint transfer mode corresponds with the IN token. If it does not correspond, the state returns to IDLE.
- 2. Condition of status register is confirmed.
 - INVALID condition: State returns to IDLE.
- 3. Data packet is generated.

Data packet is generated. At this point, data PID is always attached to DATAO. Next, data is transferred from FIFO (X condition) of packet A in UDC to SIE, and DATA packet is generated.

4. CRC bit (counted transfer data of FIFO from first to last) is attached to last.



- 5. Below is transaction when SOF token is received from host.
 - Change the packet A's FIFO from X Condition to Y Condition, and clear data.
 - Change the packet B from Y Condition to X Condition.
 - Set frame number to frame register.
 - Assert SOF and inform externally that frame is incremented.
 - DATASET register clears packet A bit and it sets packet B bit arrangement loading in present frame.
 - Set STATUS to READY.

The UDC finishes normally by above transaction.

Packet A's FIFO can be received with next data.

In renewed frame, Packet A's FIFO interchanges with packet B's FIFO, and transaction uses same flow.

If SOF token is not received by error and so on, this data is lost because frame is not renewed. There is no problem in receiving PID if frame data is received with CRC error, USB sets LOST to STATUS on FRAME register, and exact frame number is unknown. However, in this case, SOF is asserted and FIFO condition is renewed. If SOF token is received without transmit and transfer Isochronous in frame, UDC clears FIFO (X Condition) and sets STATUS to FULL.

Note1: In IN transfer, data ("LSB (bit0) of last byte in data" ="1" and "last 5 bits of result that CRC counted" = "1") is transmitted to USB host, that data is transmitted correctly.

However, CRC error is recognized. In transfer other than Isochronous IN transfer, the following handshake packet from USB host is recognized correctly because of data, is transmitted to USB host correctly, and transfer returns to normal.

However, in Isochronous transfer, token packet is transmitted to it. Therefore, it ignores token packet when CRC error is recognized.


Therefore, for isochronous transfer, execute the following.

- Transmit data that last bit of data field is "0".
- Attach data that last bit of data field is "0".
- · After Isochronous IN transfer is executed, execute dummy transfer 1 time before receiving next SOF.

Note2: When using the Isochronous IN transfer, do not use other endpoints simultaneously.



Note: EPx_DATASETA,B change at 3 clocks of 12MHz after receiving SOF. Write data to FIFO after EPx_DATASETA,B are changing.






Figure 3.10.10 Control Flow in UDC (Isochronous transfer type (Transmission))

(d-2) Isochronous receiving mode

Transaction format for Isochronous transfer type in receiving is given below.

Token: OUTData: DATA0

Control flow

Isochronous transfer type is frame management. And data that is written to FIFO by OUT token is received to the CPU in the next frame.

Below are two conditions in FIFO of Isochronous receiving mode transferring

- X. FIFO for storing data received from host in present frame (DATASET register bit = 0)
- Y. FIFO for storing data for transmitting host in previous frame (DATASET register bit = 1)

FIFO that is divided into two (packet A and packet B) conditions is whether X condition or Y condition. The flow below explains X Condition (packet A) and Y Condition (packet B) in present frame.

X and Y conditions change one after the other by receiving SOF.

Below is control flow in the UDC when receiving OUT token.

The whole transaction is processed by hardware.

- Token packet is received and address endpoint number error is confirmed, and it checks whether the relevant endpoint transfer mode corresponds with the OUT token. If it does not correspond, the state returns to IDLE.
- 2. Condition of status register is confirmed.
 - INVALID condition: State returns to IDLE.
- 3. Data packet is received.

Data is transferred from SIE into the UDC to packet A's FIFO (X Condition).

After last data was transferred, and counted CRC is compared with transferred CRC. When transfer is finished, the result is reflected to STATUS. However, data is stored FIFO, data number that packet A is received is set to DATASIZE register of packet A.

- 5. The transaction when SOF token from host is received is given below.
 - Change packet A's FIFO from X Condition to Y Condition.
 - Change packet B from Y Condition to X Condition, and clear data. Prepare for next transfer.
 - Set frame number to frame register.
 - Assert SOF and inform externally that frame is incremented.
 - DATASET register set packet A bit and clear packet B bit arrangement loading in present frame.
 - If CRC comparison result agrees, DATAIN is set to STATUS. If result does not agree, RX_ERR is set to STATUS.

The UDC finishes normally by the above transaction.


The CPU takes back packet A's data.



In renewed frame, Packet A's FIFO interchanges with packet B's FIFO, and the transaction uses the same flow.

If SOF token is not received by error and so on, this data is lost because the frame is not renewed. There is no problem in receiving PID and if frame data is received with CRC error, USB sets LOST to STATUS on FRAME register, and exact frame number is unknown. However, in this case, SOF is asserted and FIFO condition is renewed. If SOF token is received without transmit and transfer Isochronous in frame, UDC clears FIFO (X Condition) and sets STATUS to FULL.

These are shown in Figure 3.10.12.






Figure 3.10.12 Control Flow in UDC (Isochronous transfer type (Receiving))

3.10.7 Bus Interface and Access to FIFO

(1) CPU bus interface

The UDC prepares two types of FIFO access, single packet and dual packet. In single packet mode, FIFO capacity that is implemented by hardware is used as large FIFO. In dual packet mode, FIFO capacity is divided into two and used as two FIFOs. It is also used as an independent FIFO. Even if the UDC is transmitting and receiving to USB host, it can be used as an efficient bus by possible load to FIFO.

But control transfer type receives only single packet mode.

Epx_SINGLE signal in dual packet mode must be fixed to "0". If this signal is fixed to "0", FIFO register runs in single mode.

Hold 0

Sample: Where endpoint 1 is used to dual packet of payload 64 bytes.

EP1_FIFO size : Prepare 128 bytes

EP1_SINGLE signal :

EP1 Descriptor setting

Direction : Optional
Max payload size : 64 bytes
Transfer mode : Optional

(a) Single packet mode

This is data sequence of single packet mode when CPU bus interface is used. Figure 3.10.13 is receiving sequence. Figure 3.10.14 is transmitting sequence. This chapter focuses on access to FIFO. For Data sequence with USB host refer to chapter 5.

Endpoint 0 cannot be changed to exclusive single packet mode. Endpoints 1 to 3 can be changed between single packet and dual packet by setting Epx_SINGLE register. Do not change packet when transferring.




Figure 3.10.13 Receiving Sequence in Single Packet Mode

Below is the transmitting sequence in single packet mode.




Figure 3.10.14 Transmitting Sequence in Single Packet Mode

(b) Dual packet mode

In dual packet mode, FIFO is divided into A and B packet, and is controlled according to priority in hardware. It can be performed at once, transmitting and receiving data to USB host and exchanges to external of UDC. When it reads out data from FIFO for receiving, confirm condition of two packets, and consider the order of priority. If it has received data to two packets, the UDC outputs from first receiving data by FIFO that can be accessed are common in two packets. EPx_SIZE register is prepared for both packet A and packet B. First, the CPU must recognize the data number of first receiving packet by PKT_ACTIVE bit. If PKT_ACTIVE bit was set to 1, that packet is received first. Packet A and packet B set data turn about always.





Figure 3.10.15 Receiving Sequence in Dual Packet Mode

Data can be set to available FIFO when transmitting regardless of packet A or B.

Below is the Transmitting Sequence in Dual Packet Mode.



92CH21-272


(c) Issuance of NULL packet

If transmitting NULL packet, by input L pulse from EPx_EOPB signal, data of 0 length is set to FIFO, and NULL packet can be transferred to IN token.

But if NULL data is set to FIFO, it is valid only in the case where SET signal is L level condition (where FIFO is empty). If it answers to receiving IN token by using NULL packet in a certain period, it is answered by keeping EPx_EOPB signal to L level.

However, if mode is dual packet mode, EPx_DATASET signal assert L level for showing space of data. Therefore, data condition (whether either has data or not) cannot be confirmed externally.

Note: NULL packet can also be set by accessing EOP register.



(2) Interrupt control

Interrupt signal is prepared. This function uses adept system.

For detail refer to 3.10.2 900/H1 CPU I/F.

3.10.8 USB Device answer

The USB controller (UDC) sets various registers and initialization in the UDC in detecting of hardware reset, detecting of USB bus reset, and enumeration answer.

Each condition is explained below.

(1) Bus reset detect condition.

When the UDC detects a bus reset on the USB signal line, it initializes internal register, and it prepares enumeration operation from USB host. After detecting a USB reset, the UDC sets ENDPOINTO to control transfer type 8-byte payload and default address for using default pipe. Any endpoint other than this is prohibited.

Register name		Initial value
ENDPOINT STATUS	EP0	00H((
	Except for EP0	1CH

(2) Detail of STATUS register

Status register that was prepared for each endpoint shows the condition of each endpoint in the UDC.

Each condition affects the various USB transfers. Refer to chapter 5 for the changing conditions for each transfer type.

EPx_STATUS register value is 0 to 3, and its conditions are shown below. 0 to 4 are the results of various transfers. It can be confirmed previous result that is transferred to endpoint by confirming from external of UDC.

- 0 READY
- 1 DATAIN
- 2 FULL
- 3 TX ERR
- 4 RX_ERR

These conditions mean that the endpoint is operating normally. The meaning that is showed is different for each transfer mode. Therefore, please refer to each transfer mode column below.

ISO transfer mode

Below is the transfer condition for the previous frame. Receiving SOF renews this.

	OUT (RX)	IN (TX)
Initial	READY	READY
Not transfer	READY	FULL
Finish normally	DATAIN	READY
Detect anerror	RXERR	TXERR

Transfer modes other than ISO transfer

This is the result of the previous transfer. When transfer is finished, this is renewed.

	OUT, SETUP	IN (
Initial	READY	READY
Transfer finish normally	DATAIN	READY
Status stage finish	READY	READY
Transfer error	RXERR	TXERR

"Initial" is that renew RESET, USB reset, Current_Config register. In detect error, it does not generate EPx_DATASET except in toggle transfer mode and Isochronous transfer mode of interrupt.

5 to 7 show the status register means that the endpoint is in special condition.

5 BUSY

BUSY is generated only at endpoint of control transfer. If UDC transfer in control writes transfer, when CPU has not finished enumeration transaction, and if it receives ID of status stage from USB host, BUSY is set. STATUS is BUSY until CPU finishes enumeration transaction and EP0 bit of EOP register is written 0 in UDC. If CPU enumeration transaction finishes and EP0 bit of EOP register is written 0 and status stage from USB host finishes normally, it displays READY.

6 STALL

STALL shows that endpoint is in STALL condition.

This condition is generated if it violates protocol or error in bus enumeration. To return endpoint to normal transfer condition, USB device request is needed. This request returns to normal condition. But control endpoint returns to normal condition by receiving SETUP token. And it becomes SETUP stage.

7> INVALID

This condition shows condition that endpoint cannot be used. UDC sets condition that isn't designated in ENDPOINT to INVALID condition, and it ignores all tokens for this endpoint. In initializing, this condition is always generated. When UDC detects hardware reset, it sets all endpoints to INVALID condition. Next, if USB reset is received, endpoint 0 only is renewed to READY. Other endpoints that are defined on disruptor are renewed if SET_CONFIG request finishes normally.

3.10.9 Power Management

USB controller (UDC) can be switched from optional resume condition (turn on the power supply condition) to suspend (Suspension) condition, and it can be returned from suspend condition to turn on the power supply condition.

This function can be set to low electricity consumption by operating CLK supplying for UDC.

(1) Switch to suspend condition

The USB host can set the USB device to suspend condition by maintaining IDLE state. The UDC switches to suspend condition by the following process.

- UDC switches to suspend condition if it detects IDLE state of more than 3 ms (about 3.07ms) on USB signal. At this point, UDC sets SUSPEND bit of STATUS register to "1".
- UDC renews USBINTFR1<INT_SUS> and <INT_CLKSTOP> from "0" to "1" if it detects IDLE state of more than 5 ms (about 5.46ms) on USB signal. Afterward reset USBCR1<USBCLKE> to "0" to stop USB clock.
- In this condition, all register values in the UDC are kept. However, external access is not possible except for reading of STATUS register, Current Config register, and USBINTFR1, USBINTFR2, USBINTMR1, USBINTMR2 and USBCR1.

(2) Return from suspend condition by host resume

When activity of bus on USB signal is restored by resume condition output from USB host, the UDC releases SUSPEND condition, and it resets SUSPEND bit of STATUS register to "0". The system is thereby resumed. The resume condition output from the host is maintained for at least 20 ms. Therefore effective protocol occurs on USB signal line after this time has elapsed.

(3) Return from suspend condition by remote wakeup

Remote wakeup is system for prompt resume from suspended USB device to USB host. Some applications do not support remote wakeup. Remote wakeup is also limited using from USB host by bus enumeration.

UDC remote wakeup function can be used when it is permitted.

Setting remote wakeup by bus can be confirmed by bit7 of Current_Config register. When this bit is "1", remote wakeup can be used. Remote wakeup is not disabled by this bit. Therefore, if this bit shows disabled, remote wakeup must not be set. If it fills the conditions, output resumes condition output to USB host by writing USBCR1<WAKEUP> from "1" to "0" of UDC in suspend condition. And it prompts resume from UDC to host. After UDC changes to suspend condition, WAKEUP input is ignored for 2 ms. Therefore, remote wakeup becomes effective when USBINTFR1<INT_SUS> is set to "1".

(4) Low power consumption by control of CLK input signal

When the UDC switches to suspend condition, it stops CLK and switches to low power consumption condition. But as system, this function enables low power consumption by stopping source of CLK. CLK that is supplied to the UDC can be controlled by using USBINTFR1<INT_SUS>, <INT_CLKSTOP> and USBCR1<USBCLKE>.

If UDC switches to suspend condition, USBINTFR1<INT_SUS> is set to "1", and <INT_CLKSTOP> is set to "1". After confirmation, stop CLK supply (USBCLK) by setting "0" to USBCR1<USBCLKE>. If SUSPEND condition is released by resuming from host, supply normal CLK to UDC within 3 ms.

When remote wakeup is used, it is necessary to supply a stable CLK to the UDC before use. When doubler circuit is used as generation source, the above control is needed.



• Return from suspend condition by USB reset (by INT_CLKON interrupt)

When UDC stops CLK in suspend condition, UDC can not detect USB reset and control CLK in suspend condition as above mentioned.


In case CLK is stopped in suspend condition, UDC can detect USB reset and return from suspend condition by supplying CLK (USBCR1<USBCLKE>=1) after detecting INT_CLKON interrupt.



3.10.10 Supplement

(1) External access flow to USB communication

a) Normal movement



(2) Register initial value

Register Name	Initial Value OUTSIDE Reset	Beginning Value USB_RESET
bmRequestType	0x00	0x00
bRequest	0x00	0x00
wValue_L	0x00	0x00
wValue_H	0x00	0x00
wIndex_L	0x00	0x00
wIndex_H	0x00	0x00
wLength_L	0x00	0x00
wLength_H	0x00	0x00
Current_Config	0x00	0x00
Standard request	0x00	0x00
Request	0x00	0x00
DATASET	0x00	0x00
Port Status	0x18	Hold
Standard request mode	0x00	Hold
Request mode	0x00	Hold

	1	
Register Name	Initial Value	Initial Value
	OUTSIDE Reset	USB_RESET
INT control	0x00	0x00
USBBUFF_TEST	0x00	Hold
USB state	0x01	0x01
EPx_MODE	(0x00)	0x00
EPx_STATUS	0x1C	0x1C
EPx_SIZE_L_A	0x88	0x88
EPx_SIZE _L_B	0x08	80x0
EPx_SIZE_H_A	0x00	0x00
EPx_SIZE_H_B	0x00	0x00
FRAME_L	0x00	0x00
FRAME_H	0x02	0x02
ADRESS	0x00	0x00
EPx_SINGLE	0x00	Hold
EPx_BCS	0x00	Hold
ID_STATE	0x01	// 0x00


Note 1: The above initial value is the value that is initialized by external reset, USB_RESET. This value may differ from that displayed depending on conditions.

Please refer to register configure in chapter 2.


Note 2: EP0_STATUS register is initialized to 0x00 after USB_RESET is received.

Note 3: Initial value of ID_STATE register is initialized by external reset, BRESET. When USB_RESET signal is received from host, it is initialized to 0x00.


- (3) USB control flow chart
 - (a) Transaction for standard request (Outline flowchart (Example))




(b) Condition change




(c) Device request and evaluation of various requests




(c-1) CLEAR_FEATURE request transaction




(c-2) SET_FEATURE request transaction




(c-3) GET_STATUS request transaction




(c-4) SET_CONFIGRATION request transaction




(c-5) GET_CONFIGRATION request transaction




(c-6) SET_INTERFACE request transaction




(c-7) SYNCH_FRAME request transaction




(c-8) SYNCH_FRAME request transaction




(c-10) GET_DESCRIPTOR request transaction




(c-11) Data read transaction to FIFO by EP0 $\,$




(c-12) Data write transaction to FIFO by EP0




(c-13) Initial setting transaction of microcontroller




(c-14) Initial setting transaction of UDC



(c-15) Initial transaction of USB number changing firmware



(c-17) Descriptor data set transaction




(c-19) Dummy function for not using maskable interrupts.


• Transaction performs nothing, therefore outline flow is skipped.

(c-20) Request evaluation transaction. If transaction result is error, it initiates STALL command. Start No Is request right? Yes Error transaction End (c-21) SETUP stage transaction Start No Is request right? Stage information = SETUP stage Request transaction

(c-22) Perform endpoint 0 transaction except in SETUP stage.




(c-24) STATUS_NAK interrupt transaction



(c-25) This transaction is a non-transaction for USB interrupts.



(c-26) Getting descriptor information (related to standard request)



3.10.11 Notice and Restrictions

1. Limitation of writing to COMMAND register in special timing

When "STALL" command is issued, ENDPOINT status might shift to "INVALID". To avoid this problem, follow the routine below.

a. BULK (IN/OUT)

When issuing a STALL command to endpoint in BULK transfer, be sure to issue STALL command after stopping RD/WR access to endpoint; that is UDC returns NAK in response to token from host. INT_EPxNAK should be used to detect NAK transmit.

b. CONTROL OUT with data stage (software response)

If STALL needs to be set for endpoint 0 judging from request after receiving INT_SETUP interrupt, access SetupReceived register. After that, issue STALL command after detecting INT_ENDPOINT0 interrupt.

c. CONTROL OUT without data stage (software response)

If STALL needs to be set for endpoint 0 judging from request after receiving INT_SETUP interrupt, issue STALL command before access to eop register.

d. CONTROL IN(software response)

If STALL needs to be set for endpoint 0 judging from request after receiving INT_SETUP interrupt, issue STALL command before setting the first transmit data to host.

2. Limitation of EPx_STATUS<STATUS2:0> when executing USB_RESET command

EPx_STATUS<STATUS2:0> may indicate different condition, if aUSB_RESET command is executed to the endpoint processing the token. To avoid this phenomenon, do not RESET the endpoint while transferring. (It is available when processing a request that needs USB_RESET to that endpoint.)

3. When generating toggle error of device controller

a. UDC operation

If USB host fails to receive ACK transmitted from the UDC in OUT transfer, the USB host transmits the same data to the UDC again. When the FIFO is available to receive, the UDC detects toggle error because of detecting the same data(having the same toggle as the data which is received just before) and returns ACK. The UDC rejects it because the data have already been received normally. Meanwhile, if FIFO is not available, the UDC returns NAK and informs the USB host that it is unable to receive.

b. USB1.1 Standard (from USB1.0 Standard description)

The priority of each process in USB1.0 and USB1.1 standard is explained as follows in chapter "8.4.5.3 Function Response to an OUT Transaction". It shows the priority of ACK response by toggle error (SequenceBitsMatch=No) is higher than that of NAK response.

14016 3.10	Table 3.10.4 Function Responses to OOT Transactions in Order of Frededence										
Data Packet	Receiver	Sequence Bits	Function Can	Handshake							
Corrupted	Halt	Match	Accept Data	Returned							
	Feature			by Function							
Yes	N/A	N/A /	N/A	None							
No	Set	N/A	N/A	STALL							
No	Not set	No	N/A	ACK							
No	Not set	Yes	Yes	ACK							
No	Not set	Yes	No	NAK							

Table 3.10.4 Function Responses to OUT Transactions in Order of Precedence

Since the UDC gives priority to detecting FIFO condition over toggle error, the UDC returns NAK in the response to USB host when FIFO is not available because it is full. This is shown in the flow chart "3.10.6(a-2) Receiving bulk mode". Thus, the UDC operates differently from USB standard under conditions where FIFO is not available.

For that reason, the UDC may generate the retry process several times in case of toggle error, while USB standard finishes it after the first time.

That is, the UDC returns NAK if it receives the data including toggle error with FIFO full. However, after FIFO becomes available, the UDC returns ACK to the USB host and finishes the retry process.

- 4. When using the USB device controller in the TMP92CH21, a crystal oscillator is recommended (USB standard ≤ 9 MHz±2500ppm). In this case, a maximum of 3 stages of external hub can be used due to the precision of this USB device controller and the internal clock.
- 5. Limitation of using the Isochronous IN transfer


When using the Isochronous IN transfer, do not use other endpoints simultaneously.

3.11 Analog/Digital Converter

The TMP92CH21 incorporates a 10-bit successive approximation type analog/digital converter (AD converter) with 4-channel analog input.

Figure 3.11.1 is a block diagram of the AD converter. The 4-channel analog input pins (AN0 to AN3) are shared with the input only port G so they can be used as an input port.

Note: When IDLE2, IDLE1 or STOP mode is selected, in order to reduce power consumption, the system may enter a stand-by mode with some timings even though the internal comparator is still enabled. Therefore be sure to check that AD converter operations are halted before a HALT instruction is executed.



3.11.1 Analog/Digital Converter Registers

The AD converter is controlled by the three AD mode control registers: ADMOD0, ADMOD1 and ADMOD2. The four AD conversion data result registers (ADREG0H/L to ADREG3H/L) store the results of AD conversion.

Figure 3.11.2 shows the registers related to the AD converter.





Figure 3.11.2 AD Converter Related Register



Note: As pin AN3 also functions as the \overline{ADTRG} input pin, do not set < ADCH1:0 > = "11" when using \overline{ADTRG} with < ADTRGE > set to "1".

Figure 3.11.3 AD Converter Related Register




Figure 3.11.4 AD Converter Related Registers




Figure 3.11.5 AD Converter Related Registers

3.11.2 Description of Operation

(1) Analog reference voltage

A high level analog reference voltage is applied to the VREFH pin; a low level analog reference voltage is applied to the VREFL pin. To perform AD conversion, the reference voltage, the difference between VREFH and VREFL, is divided by 1024 using string resistance. The result of the division is then compared with the analog input voltage.

To turn off the switch between VREFH and VREFL, write a 0 to ADMOD1 <VREFON> in AD mode control register 1. To start AD conversion in the OFF state, first write a 1 to ADMOD1<VREFON>, wait 3 µs until the internal reference voltage stabilizes (this is not related to fc), then set ADMOD0<ADS> to 1.

(2) Analog input channel selection

The analog input channel selection varies depending on the operation mode of the AD converter.

- In analog input channel fixed mode (ADMODO<SCAN> = 0)
 Setting ADMOD1<ADCH1:0> selects one of the input pins ANO to AN3 as the input channel.
- In analog input channel scan mode (ADMOD0<SCAN> = 1) Setting ADMOD1<ADCH1:0> selects one of the four scan modes.

Table 3.11.1 illustrates analog input channel selection in each operation mode.

On a reset, ADMOD0<SCAN> is set to 0 and ADMOD1<ADCH1:0> is initialized to 00. Thus pin AN0 is selected as the fixed input channel. Pins not used as analog input channels can be used as standard input port pins.

Channel Fixed Channel Scan <ADCH1:0> <SCAN> = "1" <SCAN> = "0" 00 AN0 AN0 $AN0 \rightarrow AN1$ 01 AN1 10 AN2 $AN0 \rightarrow AN1 \rightarrow AN2$ $AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3$ 11 AN3

Table 3.11.1 Analog Input Channel Selection

(3) Starting AD conversion

To start AD conversion, write a 1 to ADMOD0<ADS> in AD mode control register "0" or ADMOD2<ADTRGE> in AD mode control register 2, and input falling edge on ADTRG pin. When AD conversion starts, the AD conversion busy flag ADMOD0<ADBF> will be set to 1, indicating that AD conversion is in progress.

During AD conversion, a falling edge input on the ADTRG pin will be ignored.

(4) AD conversion modes and the AD conversion end interrupt

The four AD conversion modes are:

- Channel fixed single conversion mode
- Channel scan single conversion mode
- Channel fixed repeat conversion mode
- Channel scan repeat conversion mode

The ADMOD0<REPEAT> and ADMOD0<SCAN> settings in AD mode control register 0 determine the AD mode setting.

Completion of AD conversion triggers an INTAD AD conversion end interrupt request. Also, ADMOD0<EOCF> will be set to 1 to indicate that AD conversion has been completed.

1. Channel fixed single conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 00 selects conversion channel fixed single conversion mode.

In this mode, data on one specified channel is converted once only. When the conversion has been completed, the ADMODO<EOCF> flag is set to 1, ADMODO<ADBF> is cleared to 0, and an INTAD interrupt request is generated.

2. Channel scan single conversion mode

Setting ADMODO<REPEAT> and ADMODO<SCAN> to 01 selects conversion channel scan single conversion mode.

In this mode, data on the specified scan channels is converted once only. When scan conversion has been completed, ADMODO<EOCF> is set to 1, ADMODO<ADBF> is cleared to 0, and an INTAD interrupt request is generated.



3. Channel fixed repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 10 selects conversion channel fixed repeat conversion mode.

In this mode, data on one specified channel is converted repeatedly. When conversion has been completed, ADMOD0<EOCF> is set to 1 and ADMOD0<ADBF> is not cleared to 0 but held at 1. INTAD interrupt request generation timing is determined by the setting of ADMOD0<ITM0>.

Setting <ITM0> to 0 generates an interrupt request every time an AD conversion is completed.

Setting <ITM0> to 1 generates an interrupt request on completion of every fourth conversion.

4. Channel scan repeat conversion mode

Setting ADMOD0<REPEAT> and ADMOD0<SCAN> to 11 selects conversion channel scan repeat conversion mode.

In this mode, data on the specified scan channels is converted repeatedly. When each scan conversion has been completed, ADMODO<EOCF> is set to 1 and an INTAD interrupt request is generated. ADMODO<ADBF> is not cleared to 0 but held at 1.

To stop conversion in a repeat conversion mode (e.g., in cases 3. and 4.), write a 0 to ADMOD0<REPEAT>. After the current conversion has been completed, the repeat conversion mode terminates and ADMOD0<ADBF> is cleared to 0.

Switching to a halt state (IDLE2 mode with ADMOD1<I2AD> cleared to 0, IDLE1 mode or STOP mode) immediately stops operation of the AD converter even when AD conversion is still in progress. In repeat conversion modes (e.g., in cases 3. and 4.), when the halt is released, conversion restarts from the beginning. In single conversion modes (e.g., in cases 1. and 2.), conversion does not restart when the halt is released (the converter remains stopped).

Table 3.11.2 shows the relationship between the AD conversion modes and interrupt requests.

Table 3.11.2 Relationship between AD Conversion Modes and Interrupt Requests

	Mode	Interrupt Request	ADMOD0					
	Wilde	Generation	<itm0></itm0>	<repeat></repeat>	<scan></scan>			
	Channel fixed single conversion mode	After completion of conversion	Х	0	0			
///	Channel scan single conversion mode	After completion of scan conversion	X	0	1			
-	Channel fixed repeat	Every conversion	0	0				
	conversion mode	Every fourth conversion	1	1	U			
	Channel scan repeat conversion mode	After completion of every scan conversion	Х	1	1			

X: Don't care

(5) AD conversion time

132 states (6.6 μs at fSYS = 20 MHz) are required for the AD conversion of one channel.

(6) Storing and reading the results of AD conversion

The AD conversion data upper and lower registers (ADREG0H/L to ADREG3H/L) store the results of AD conversion. (ADREG0H/L to ADREG3H/L are read-only registers.)

In channel fixed repeat conversion mode, the conversion results are stored successively in registers ADREG0H/L to ADREG3H/L. In other modes the ANO, AN1, AN2, AN3 and AN4 conversion results are stored in ADREG0H/L, ADREG1H/L, ADREG2H/L and ADREG3H/L respectively.

Table 3.11.3 shows the correspondence between the analog input channels and the registers which are used to hold the results of AD conversion.

Table 3.11.3 Correspondence between Analog Input Channels and AD Conversion Result Registers

AD Conversion Result Register

	AD Conversion	n Result Register
Analog Input Channel (Port G)	Conversion Modes Other than at Right	Channel Fixed Repeat Conversion Mode (ADMOD0 <itm0 1="" =="">)</itm0>
AN0	ADREG0H/L	ADREG0H/L ←
AN1	ADREG1H/L	ADREG1H/L
AN2	ADREG2H/L	ADREG2H/L
AN3	ADREG3H/L	ADREG3H/L

<ADRxRF>, bit0 of the AD conversion data lower register, is used as the AD conversion data storage flag. The storage flag indicates whether the AD conversion result register has been read or not. When a conversion result is stored in the AD conversion result register, the flag is set to 1. When either of the AD conversion result registers (ADREGxH) is read, the flag is cleared to 0.

Reading the AD conversion result also clears the AD conversion end flag ADMOD0<EOCF> to 0.

Setting example:

1. Convert the analog input voltage on the AN3 pin and write the result to memory address 2800H using the AD interrupt (INTAD) processing routine.

Main routine:

(2800H)

INTE0AD ADMOD1 ADMOD0

Enable INTAD and set it to interrupt level 4. Set pin AN3 to be the analog input channel.

Start conversion in channel fixed single conversion mode.

Interrupt routine processing example:

WA

← ADREG3 WA > > 6

Read value of ADREG3L and ADREG3H into 16-bits

general-purpose register WA.

Shift contents read into WA six times to right and zero fill

upper bits.

Write contents of WA to memory address 2800H.

2. This example repeatedly converts the analog input voltages on the three pins AN0, AN1 and AN2, using channel scan repeat conversion mode.

INTE0AD ADMOD1 0 0 0 0 ADMOD0 0 0 Χ 0

Disable INTAD.

Set pins AN0 to AN2 to be the analog input channels. Start conversion in channel scan repeat conversion mode.

X: Don't care, -: No change

3.12 Watchdog Timer (Runaway detection timer)

The TMP92CH21 contains a watchdog timer of runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt INTWD to notify the CPU of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

(The level of external RESET pin is not changed.)

3.12.1 Configuration

Figure 3.12.1 is a block diagram of the watchdog timer (WDT)




Figure 3.12.1 Block Diagram of Watchdog Timer

Note: Care must be exercised in the overall design of the apparatus since the watchdog timer may fail to function correctly due to external noise, etc.

3.12.2 Operation

The watchdog timer generates an INTWD interrupt when the detection time set in the WDMOD

WDTP1:0> has elapsed. The watchdog timer must be cleared to zero in software before an INTWD interrupt will be generated. If the CPU malfunctions (e.g., if runaway occurs) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter will overflow and an INTWD interrupt will be generated. The CPU will detect malfunction (runaway) due to the INTWD interrupt, and in this case it is possible to return the CPU to normal operation by means of an anti-malfunction program.

The watchdog timer begins operating immediately on release of the watchdog timer reset.

The watchdog timer is reset and halted in IDLE1 or STOP mode. The watchdog timer counter continues counting during bus release (when BUSAK goes low).

When the device is in IDLE2 mode, the operation of the WDT depends on the WDMOD<I2WDT> setting. Ensure that WDMOD<I2WDT> is set before the device enters IDLE2 mode.

The watchdog timer consists of a 22-stage binary counter which uses the clock ϕ (2/f_{IO}) as the input clock. The binary counter can output $2^{15}/f_{IO}$, $2^{17}/f_{IO}$, $2^{19}/f_{IO}$ and $2^{21}/f_{IO}$.




Figure 3.12.2 Normal Mode

The runaway detection result can also be connected to the reset pin internally.

In this case, the reset time will be between 22 and 29 system clocks (35.2 to $46.4\,\mu s$ at fosch = 40 MHz) as shown in Figure 3.12.3. After a reset, the fig clock is fFPH/4, where fFPH is generated by dividing the high-speed oscillator clock (fosch) by sixteen through the clock gear function.




Figure 3.12.3 Reset Mode

3.12.3 Control Registers

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog timer mode register (WDMOD)
 - 1. Setting the detection time for the watchdog timer in <WDTP1:0>

This 2-bit register is used for setting the watchdog timer interrupt time used when detecting runaway.

On a reset this register is initialized to WDMOD<WDTP1:0> = 00.

The detection time for WDT is 2¹⁵/f_{IO} [s]. (The number of system clocks is approximately 65,536.)

2. Watchdog timer enable/disable control register < WDTE>

At reset, the WDMOD<WDTE> is initialized to 1, enabling the watchdog timer.

To disable the watchdog timer, it is necessary to set this bit to 0 and to write the disable code (B1H) to the watchdog timer control register (WDCR). This makes it difficult for the watchdog timer to be disabled by runaway.

However, it is possible to return the watchdog timer from the disabled state to the enabled state merely by setting <WDTE> to 1.

3. Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with the RESET terminal internally. Since WDMOD<RESCR> is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog timer control register (WDCR)

This register is used to disable and clear the binary counter for the watchdog timer.

• Disable control

The watchdog timer can be disabled by clearing WDMOD<WDTE> to 0 and then writing the disable code (B1H) to the WDCR register.

Enable control

Set WDMOD<WDTE> to 1.

Watchdog timer clear control

To clear the binary counter and cause counting to resume, write the clear code (4EH) to the WDCR register.

WDCR \leftarrow 0 1 0 0 1 1 1 0 Write the clear code (4EH).

Note1: If the disable control is used, set the disable code (B1H) to WDCR after writing the clear code (4EH) once. (Please refer to setting example.)

Note2: If the watchdog timer setting is changed, change setting after setting to disable condition once.





Figure 3.12.5 Watchdog Timer Control Register

3.13 Real Time Clock (RTC)

3.13.1 Function Description for RTC

- 1) Clock function (hour, minute, second)
- 2) Calendar function (month and day, day of the week, and leap year)
- 3) 24- or 12-hour (AM/PM) clock function
- 4) +/-30 s adjustment function (by software)
- 5) Alarm function (alarm output)
- 6) Alarm interrupt generate

3.13.2 Block Diagram



Note 1: Western calendar year column:

This product uses only the final two digits of the year. Therefore, the year following 99 is 00 years. In use, please take into account the first two digits when handling years in the western calendar.

Note 2: Leap year:

A leap year is divisible by 4, but the exception is any leap year which is divisible by 100; this is not considered a leap year. However, any year which is divisible by 400, is a leap year. This product does not take into account the above exceptions. Since this product accounts only for leap years divisible by 4, please adjust the system for any problems.

3.13.3 Control Registers

Table 3.13.1 PAGE 0 (Clock function) Registers

Symbol	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Function	Read/Write
SECR	1320H		40 sec	20 sec	10 sec	8 sec	4 sec	2 sec	1 sec	Second column	R/W
MINR	1321H		40 min	20 min	10 min	8 min	4 min	2 min	1 min \angle	Minute column	R/W
HOURR	1322H			20 hours/ PM/AM	10 hours	8 hours	4 hours	2 hours	1 hour	Hour column	R/W
DAYR	1323H						W2	W1	W0	Day of the week column	R/W
DATER	1324H			Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column	R/W
MONTHR	1325H				Oct.	Aug.	Apr.	Feb.	Jan.	Month column	R/W
YEARR	1326H	Year 80	Year 40	Year 20	Year 10	Year 8	Year 4	Year 2	Year 1	Year column (Lower two columns)	R/W
PAGER	1327H	Interrupt enable			Adjustment function	Clock enable	Alarm enable		PAGE setting	PAGE register	W, R/W
RESTR	1328H	1Hz enable	16Hz enable	Clock reset	Alarm reset	Always write "0"			Reset register	W only	

Note: When reading SECR, MINR, HOURR, DAYR, DATER, MONTHR and YEARR of PAGE0, the current state is read.

Table 3.13.2 PAGE 1 (Alarm function) Registers

Symbol	Address	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	Function	Read/Write
SECR	1320H				4		<i>></i> /		\mathcal{A}		R/W
MINR	1321H		40 min	20 min	10 min	8 min	4 min	2 min	1 min	Minute column	R/W
HOURR	1322H			20 hours/ PM/AM	10 hours	8 hours	4 hours	2 hours	1 hour	Hour column	R/W
DAYR	1323H			X			W2	W1	wo	Day of the week column	R/W
DATER	1324H	/		Day 20	Day 10	Day 8	Day 4	Day 2	Day 1	Day column	R/W
MONTHR	1325H	/			\mathcal{I}		1		24/12	24-hour clock mode	R/W
YEARR	1326H	/		H			1	LEAP1	LEAP0	Leap-year mode	R/W
PAGER	1327H	Interrupt enable	X		Adjustment function	Clock enable	Alarm enable		PAGE setting	PAGE register	W, R/W
RESTR	1328H	1Hz enable	16Hz enable	Clock reset	Alarm reset		Always	write "0"		Reset register	W only

Note: When reading SECR, MINR, HOURR, DAYR, MONTHR, DATER, YEARR of PAGE1, the current state is read.

3.13.4 **Detailed Explanation of Control Register**

RTC is not initialized by system reset.

Therefore, all registers must be initialized at the beginning of the program.

SECR
(1320H)

(1) Se	econd colum	ın registe	r (for PA)	3E0 only	7)		\wedge					
	7	6	5	4		3	2	1	0			
Bit symbol		SE6	SE5	SE	4 5	SE3	SE2	SE1	SE0			
Read/Write			R/W									
Reset State			Undefined									
Function	"0" is read.	40 sec. column	20 sec. column	10 se			4 sec.	2 sec. column	1 sec. column			
		0	0	0	0.((0	0	0	0 sec			
		0	0	0	0	0	0	Z/(1	1 sec			
		0	0	0	0	0	1 🗸	0	2 sec			
		0	0	0	((0/5)	0	1(()) 1	3 sec			
		0	0	0	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	1	~ ~	(/0)	4 sec			
		0	0	0	Q	1	0	7	5 sec			
		0	0	0	O	1 /	(1)	0	6 sec			
		0	0	0	>> 0	1	<u></u>	1	7 sec			
		0	0 (0	1	0	0	0	8 sec			
		0	0 (0	1	(0//))0	1	9 sec			
		0	0	_1	0	0	0	0	10 sec			
		1			// :							
		0	0	√ 1	1))	0	1	19 sec			
		0	(1))	0	0	0	0	0	20 sec			
					:		•					
		(0(<u> </u>	0	1	0	0	1	29 sec			
		0	// 1	1 \	0	0	0	0	30 sec			
	(Q/Δ			7//~:	•	•					
		(0)	1		√1	0	0	1	39 sec			
	//) \	1	-0	((/0/ 5)	0	0	0	0	40 sec			
		7			:	+	+	1				
		1 /	0	0	1	0	0	1	49 sec			
		1	Q	1	0	0	0	0	50 sec			

Note: Do not set data other than as shown above.

0

0

59 sec

TMP92CH21

MINR (1321H)

	7	6	5	4		3	2	1	0	
Bit symbol		MI6	MI5	MI4	1	MI3	MI2	MI1	MIO	
Read/Write			R/W							
Reset State					Un	defined	^			
unction	"0" is read.	40 min	20 min	10 m		8 min	4 min	2 min	1 min	
		column	column	colun	nn c	olumn	column	column	column	
)}>		
		0	0	0	0	_ 0 (7/0	0	0 min	
		0	0	0	0	Q		1	1 min	
		0	0	0	0	0	1	0	2 min	
		0	0	0	0	(0) 7	1	3 min	
		0	0	0	0	1	0	0	4 min	
		0	0	0	0	1	0	1	5 min	
		0	0	0	0	1	1 /	Q	6 min	
		0	0	0	(9)	√ 1	1	1	7 min	
		0	0	0	\\ 1) 0	00	2)0	8 min	
		0	0	0	1	0	0	<u>\(\(1 \) \</u>	9 min	
		0	0	1	0	0	0	9	10 min	
				4()) :					
		0	0	1	1	0	0/	1	19 min	
		0	1 (/	0	0	0	0	0	20 min	
					·	/\/	<i>))</i>			
		0	(1)(0	/1	0	0	1	29 min	
		0	1	<u> </u>	(0	0	0	0	30 min	
					\;\	_//_				
		0		1	1	0	0	1	39 min	
		1_/	0	0	0	0	0	0	40 min	
))		-//:					

Note: Do not set data other than as shown above.

0

0

0

0

0

0

0

0

0

0

1

49 min 50 min

59 min

(3) Hour column register (for PAGE0/1)

1. In 24-hour clock mode (MONTHR<MO0> = "1")

HOURR (1322H)

	7	6	5	4		3	2	1	0			
Bit symbol			HO5	НО	HO3		HQ2	HO1	HO0			
Read/Write	/			R/W								
Reset State	/			Undefined								
Function	"0" is	read.	20 hours column	10 ho colur		hours olumn	4 hours column	2 hours column	1 hour column			
			0	0	0	0	0	0	0 o'clock			
			0	0	0	0) > 0	1	1 o'clock			
			0	0	0 (0	1	0	2 o'clock			
					4:1			4()	>			
			0	0	1	0	0	0	8 o'clock			
			0	0	$(7/\langle$	0	0 (1	9 o'clock			
			0	1	$\vee \circ$	0	0 0	1/9	10 o'clock			

1

1 0 0 0 0 0 20 o'clock
: 1 0 0 0 1 1 1 23 o'clock

0

1

19 o'clock

0

Note: Do not set data other than as shown above.

1>

2. In 12-hour clock mode (MONTHR<MO0>="0")

HOURR (1322H)

	7	6	5	4		3\/	2	1	0	
Bit symbol		4	→ HO5	HO4	\ F	lO3	HO2	HO1	HO0	
Read/Write	/	#	R/W							
Reset State	/					Undef	ined			
Function	"0" is	read.	PM/AM	10 hours	_/	nours lumn	4 hours column	2 hours column	1 hour column	
4										
		> <	0		0	0	0	0	0 o'clock (AM)	
			0	0	0	0	0	1	1 o'clock	
\\\	$\backslash \cap$	\wedge	0	0	0	0	1	0	2 o'clock	
		λ (:				
		-//	0	0	1	0	0	1	9 o'clock	
			> 0	1	0	0	0	0	10 o'clock	
		$\sim (($	0	1	0	0	0	1	11 o'clock	
			1	0	0	0	0	0	0 o'clock	

Note: Do not set data other than as shown above.

(PM) 1 o'clock

(4) Day of the week column register (for PAGE0/1)

DAYR (1323H)

	7	6	5	4	3	2	1	0
Bit symbol						WE2	WE1	WE0
Read/Write							R/W	
Reset State						_	Undefined	
Function			"0" is read.		·	W2	W1	W0

0	0) > 0	Sunday
0 (000	1	Monday
0 ((// 1)	0	Tuesday
0)1	1	Wednesday
(1)	0	0	Thursday
) 0	1	Friday
)	1	0	Saturday

Note: Do not set data other than as shown above.

(5) Day column register (PAGE0/1)

DATER (1324H)

	-5									
	7	6	5	4		3	(2)	\$4	0	
Bit symbol			DA5	DA	4 [DA3	DA2	DA1	DA0	
Read/Write					>	R/W	> 0		·	
Reset State			4			Undefine	ed			
Function	"0" is	read.	Day 20	Day	10 D	ay 8	Day 4	Day 2	Day 1	
		/	0	○ 0	0	0	0	1	1st day	
			(0)	0	0	/0/	1	0	2nd day	
			6	0	_ 0	0	1	1	3rd day	
			0	0	0	1	0	0	4th day	
]]	(.	=7/:					
		(0)	0	0	1	0	0	1	9th day	
		$(\vee/)$	0	{	\searrow 0	0	0	0	10th day	
	//))		.0	$(()/\langle \rangle$	0	0	0	1	11th day	
	/</td <td></td> <td></td> <td>$\langle \rangle$</td> <td><u> </u></td> <td></td> <td></td> <td></td> <td></td>			$\langle \rangle$	<u> </u>					
	/'\		0)_	1	0	0	1	19th day	
		>	1	0	0	0	0	0	20th day	
	>	<u>-</u>			:					
2/	\ h	^	1	<u> </u>	1	0	0	1	29th day	
		_(/	1	1	0	0	0	0	30th day	
		(1)	1	1	0	0	0	1	31st day	

Note1: Do not set data other than as shown above.

Note2: Do not set for non-existent days (e.g.: 30th Feb).

(6) Month column register (for PAGE0 only)

MONTHR (1325H)

_		7	6	5	4	3	2	1	0
E	Bit symbol				MO4	MO4	MO2	MO1	MO0
F	Read/Write						R/W		
F	Reset State						Undefined		
F	unction		"0" is read.		10 months	8 months	4 months	2 months	1 month

-					
0	0	0	6))′ 1	January
0	0	0		0	February
0	0	0	// 1)	1	March
0	0	7)	0	April
0	0	(1)	0	1	May
0	0) 1	0	June
0	0	$\left(\frac{1}{2} \right)$	1	1	July
0	1/1/	0	0	V(0 /	August
0)	0	0		September
1	((0/	0	0(0	October
1 _	(0)	0	\ \? \?	(1/1)	November
1 (0	0	1	70/	December

Note: Do not set data other than as shown above.

(7) Select 24-hour clock or 12-hour clock (for PAGE1 only)

MONTHR (1325H)

	7	6	5	4	3	<u></u>	1	0
Bit symbol				4	\mathcal{A}			MO0
Read/Write		$\int_{-\infty}^{\infty}$			7			R/W
Reset State			\mathcal{H}					Undefined
Function				"0" is read.				1: 24-hour
			\wedge	o is read.				0: 12-hour

(8) Year column register (for PAGE0 only)

YEARR (1326H)

	7	6	5	4	3	2	1	0		
Bit symbol	YE7	YE6	YE5	YE4	YE3	YE2	YE1	YE0		
Read/Write		R/W								
Reset State		Undefined								
Function	80 years	40 years	20 years	10 years	8 years	4 years	2 years	1 year		

						((/)	Y	
0	0	0	0	0	0)	0	00 years
0	0	0	0	0_	(0(//	0	1	01 years
0	0	0	0	0	0	J/1	0	02 years
0	0	0	0	0	0	1	1	03 years
0	0	0	0	0	(1)	0	0	04 years
0	0	0	0	0	1	0	1	05 years
				4:		^		>
4	_	_	-		_	2		00

Note: Do not set data other than as shown above.

(9) Leap year register (for PAGE1 only)

YEARR (1326H)

	7	6	5	4	3	(2)	1	0
Bit symbol						\mathcal{A}	LEAP1	LEAP0
Read/Write			7	///	4	7/4	R	./W
Reset State			L	/		 	Und	efined
Function							00: Leap y	ear
				. <			01: One ye	ear after
		(leap ye	ear
		_ \	"0" is	read.	\\\		10: Two ye	ears after
			\wedge				leap ye	ear
))				11: Three	years after
				16			leap ye	ear

0	0	Current year is a leap year
0	1	Current year is the year following a leap year
1	0	Current year is two years after a leap year
1	1	Current year is three years after a leap year

(10) Setting PAGE register (for PAGE0/1)

PAGER (1327H)

Read-modify-write instruction is prohibited.

	7	6	5	4	3	2	1	0
Bit symbol	INTENA			ADJUST	ENATMR	ENAALM		PAGE
Read/Write	R/W			W	R	W		R/W
Reset State	0			Undefined	Unde	efined		Undefined
e Function	INTRTC			0: Don't	Clock	ALARM		PAGE
	0: Disable	"0" is	read.		0: Disable	0: Disable	"0" is read.	selection
	1: Enable			1: Adjust	1: Enable	1: Enable	N	

Note: Please keep the setting order below of <ENATMR>, <ENAAML> and <INTENA>. Set different times for Clock/Alarm setting and interrupt setting.

(Example) Clock setting/Alarm setting

ld (pager), 0ch : Clock, Alarm enable

ld (pager), 8ch : Interrupt enable

PAGE	0 Select I	Page0	
FAGL	Select I	Page1	

	0	Don't care
4(/	7	Adjust sec. counter.
	~	When this bit is set to "1" the sec. counter
		becomes "0" when the value of the sec. counter
ADJUST		is 0 – 29. When the value of the sec. counter is
		30-59, the min. counter is carried and sec.
		counter becomes "0". Output Adjust signal
		during 1 cycle of f _{SYS} . After being adjusted
		once, Adjust is released automatically.
))		(PAGE0 only)

(11) Setting reset register (for PAGE0/1)

RESTR (1328H) Read-modif

Read-modify write-instructio n is prohibited.

(11) 500	(11) bearing reser register (tol 1110 box)										
	7 /	6	5	4	3	2	1	0			
Bit symbol	DIS1Hz	DIS16Hz	RSTTMR	RSTALM	_	-	-	_			
Read/Write	//) _		\wedge ((// \\ v	V						
Reset State				Unde	fined						
Function	1Hz	16Hz	1:Clock	1: Alarm							
1.	0: Enable	0: Enable	reset	reset		Always	write "0"				
$\wedge \wedge$	1: Disable	1: Disable									

RSTALM	0	Unused
KSTALW		Reset alarm register

RSTTMR	0	Unused
KSTIWK	1	Reset counter

<dis1hz></dis1hz>	<dis1hz></dis1hz>	(PAGER) <enaalm></enaalm>	Source signal				
1	1	1	Alarm				
0	1	0	1Hz				
1	0	0	16Hz				
	Others						

3.13.5 Operational description

(1) Reading clock data

1. Using 1Hz interrupt

1Hz interrupt and the count up of internal data synchronize. Therefore, data can read correctly if reading data after 1Hz interrupt occurred.

2. Using two times reading

There is a possibility of incorrect clock data reading when the internal counter carries over. To ensure correct data reading, please read twice, as follows:




Figure 3.13.2 Flowchart of clock data read

(2) Writing clock data

When a carry over occurs during a write operation, the data cannot be written correctly. Please use the following method to ensure data is written correctly.

1. Using 1Hz interrupt

1Hz interrupt and the count up of internal data synchronize. Therefore, data can write correctly if writing data after 1Hz interrupt occurred.

2. Resetting a counter

There are 15-stage counter inside the RTC, which generate a 1Hz clock from 32,768 kHz. The data is written after reset this counter.

However, if clearing the counter, it is counted up only first writing at half of the setting time, first writing only. Therefore, if setting the clock counter correctly, after clearing the counter, set the 1Hz-interrupt to enable. And set the time after the first interrupt (occurs at 0.5s) is occurred.




Figure 3.13.3 Flowchart of data write

2. Disabling the clock

A clock carry over is prohibited when "0" is written to PAGER<ENATMR> in order to prevent malfunction caused by the Carry hold circuit. While the clock is prohibited, the Carry hold circuit holds a one sec. carry signal from a divider. When the clock becomes enabled, the carry signal is output to the clock, the time is revised and operation continues. However, the clock is delayed when clock-disabled state continues for one second or more. Note that at this time system power is down while the clock is disabled. In this case the clock is stopped and clock is delayed.




Figure 3.13.4 Flowchart of Clock disable

3.13.6 Explanation of the interrupt signal and alarm signal

The alarm function used by <u>setting</u> the PAGE1 register and outputting either of the following three signals from ALARM pin by writing "1" to PAGER<PAGE>. INTRTC outputs a 1-shot pulse when the falling edge is detected. RTC is not initialized by RESET. Therefore, when the clock or alarm function is used, clear interrupt request flag in INTC (interrupt controller).

- (1) When the alarm register and the clock correspond, output "0".
- (2) 1Hz Output clock.
- (3) 16Hz Output clock.
- (1) When the alarm register and the clock correspond, output "0"

When PAGER<ENAALM>= "1", and the value of PAGE0 clock corresponds with PAGE1 alarm register, output "0" to ALARM pin and generate INTRTC.

The methods for using the alarm are as follows:

Initialization of alarm is done by writing "1" to RESTR<RSTALM>. All alarm settings become Don't care. In this case, the alarm always corresponds with value of the clock, and if PAGER<ENAALM> is "1", INTRTC interrupt request is generated.

Setting alarm min., alarm hour, alarm date and alarm day is done by writing data to the relevant PAGE1 register.

When all setting contents correspond, RTC generates an INTRTC interrupt if PAGER<INTENA><ENAALM> is "1". However, contents which have not been set up (don't care state) are always considered to correspond.

Contents which have already been set up, cannot be returned independently to the Don't care state. In this case, the alarm must be initialized and alarm register reset.

The following is an example program for outputting an alarm from ALARM pin at noon (PM12:00) every day.

```
(PAGER), 09H
                                         Alarm disable, setting PAGE1
 LD
 ĿĐ
           (RESTR), D0H
                                         Alarm initialize
 ĹD
           (DAYR), 01H
                                         W0
 LD
           (DATER),01H
                                         1 day
 ſΩ
           (HOURR), 12H
                                         Setting 12 o'clock
 LD
           (MINR), 00H
                                         Setting 00 min
                                         Set up time 31 µs (Note)
 LD
           (PAGER), 0CH
                                         Alarm enable
(LD)
           (PAGER), 8CH
                                         Interrupt enable)
```

When the CPU is operating at high frequency oscillation, it may take a maximum of one clock at 32 kHz (about 30us) for the time register setting to become valid. In the above example, it is necessary to set 31us of set up time between setting the time register and enabling the alarm register.

Note: This set up time is unnecessary when you use only internal interruption.

(2) With 1Hz output clock

RTC outputs a clock of 1Hz to $\overline{\text{ALARM}}$ pin by setting up PAGER<ENAALM>= "0", RESTR<DIS1HZ>= "0", <DIS16HZ>= "1". RTC also generates an INTRTC interrupt on the falling edge of the clock.

(3) With 16Hz output clock

RTC outputs a clock of 16Hz to $\overline{\text{ALARM}}$ pin by setting up PAGER<ENAALM>= "0", RESTR<DIS1HZ>= "1", <DIS16HZ>= "0". RTC also generates INTRTC an interrupt on the falling edge of the clock.

3.14 LCD Controller

This LSI incorporates two types of liquid crystal display driving circuit for controlling LCDs. One circuit supports an internal RAM LCD driver that can store display data in the LCD driver itself, and the other circuit supports a shift-register type LCD driver that must serially transfer the display data to the LCD driver for each display picture.

Software-programmable screen size supported.

This LCDC supports 2 bpp (bit per pixel: 4 grayscales), 3 bpp (8 grayscales), 4 bpp (16 grayscales) 8 bpp, (256 colors) and 12 bpp (4096 colors) for dot matrix panels. In passive matrix STN mode, it supports 8 bpp (256 colors) out of a palette of 4096 colors. And in active matrix TFT mode, it supports 8 bpp (256 colors) and 12 bpp (4096 colors).

Data bus width for 8- or 12-bit TFT panels is supported, and 8- and 4-bit wide LCD panel data bus for STN panels, plus hardware panning (soft horizontal and vertical scrolling).

1) Shift register type LCD driver control mode (SR mode)

This mode is for monochrome STN or color STN panels. Before setting start register, set the mode of operation, the start address of source data save memory and LCD size to control register.

After setting start register, the LCDC outputs a bus release request to the CPU and reads data from source memory.

The LCDC then transmits LCD size data to the external LCD driver through the special LCDC data bus (LD11 to LD0). At this time, the control signals connected to the LCD driver output the specified waveform which is synchronized with the data transmission. After display data reading from RAM is completed, the LCDC cancels the bus release request and the CPU will re-start.

In the TMP92CH21, SRAM and SDRAM burst mode can be used for the external display RAM. 16-Kbytes of internal RAM are available for use as display RAM. As internal RAM access is very fast (32-bit bus width, 1 SYSCLK read/write), it is possible to reduce CPU load to a minimum, enabling LCDC DMA.

2) Color display mode for TFT panel

The data transmission process is as above in SR mode. LD11 to LD0; 8 bpp RGB (R: 3, G: 3, B: 2) and 12 bpp RGB (R: 4, G: 4, B: 4), LCP0, LFR, LLP and LDIV: invert data line control the TFT source driver. And besides signals LCP1 and LBCD, OE can also control details of output timing for control of TFT gate driver.

3) Internal RAM LCD driver control mode (RAM mode)

Data transmission to the LCD driver is executed CPU command. After setting operation mode to control register, when CPU command is executed the LCDC outputs chip select signal to the LCD driver connected externally by control pin (LCP0 etc.). Therefore control of data transmission numbers corresponding to LCD size is controlled by CPU command.

3.14.1 LCDC features by Mode

The various features and pin operations of are as follows.

Table 3.14.1 LCDC features by Mode (example: T6C13B, T6B66A by Toshiba)

		Shift Register Ty	pe LCD Driver Control Mode	RAM Built-in Type
	LCD driver	TFT	STN	LCD Driver Control Mode
Display	color	256 colors, 4096 colors	Monochrome, 4-, 8- and16-level grayscale 256 colors, 4096 colors	Depends on LCD driver
The number of picture elements which can be handled		Monochrome, 4-, 8- and16-level grayscale Row (Common): 64, 128, 160, 200, 240, 320, 480 Column (Segment): 64, 128, 160, 256, 320 Column (Segment): 64, 128, 160, 256, 320 Row (Common): 64, 128, 160, 256, 320, 480, 640, 768, 960 256 colors, 4096 colors Row (Common): 64, 128, 160, 200, 240, 320 Column (Segment): 64, 128, 160, 256, 320		Depends on LCD driver
_	Data bus width	16 bits, 32 bits	128 max, 4096 to 128 × 64 max 16 bits, 32 bits	Depends on CS/WAIT
	M: RAM, SDRAM) Data bus width nation: LCD driver)	8 bits, 12 bits	4 bits, 8 bits	controller (Same as normal memory access)
Maximu	um transmission rate f _{SYS} = 20 [MHz])		byte at SDRAM/BURST , 25 ns/byte at external SRAM	-
	Pan function		Available to use	Depends on LCD driver
	LCD data bus LD11 to LD0	Connect to data bus of LC	Not used	
	D7 to D0		Connect to data bus of LCD driver.	
	Bus state R/W		Connect to WR pin of LCD driver.	
	Address bus A0		Not used	Connect to D/I pin of LCD driver for distinction of data or instruction.
	LCP0	Horizontal shift clock for source driver of TFT panel	Shift clock 0 for column LCD driver Connect to CP pin of column LCD driver. LD bus data is latched at falling edge of this signal.	Chip enable signal for column LCD driver Connect to CE pin of 1st column LCD driver.
External pins	LCP1	Vertical shift clock for gate driver of TFT panel	Shift clock 1 for column LCD driver Connect to CP pin of column LCD driver. LD bus data is latched at falling edge of this signal.	Not used
Extern	LŁP	driver of TFT panel	Latch pulse output for column and row LCD driver Connect to LP pin of column and row LCD driver. Display data is renewed to output buffer at rising edge of this signal.	Chip enable signal for column LCD driver Connect to CE pin of 2nd column LCD driver.
	LGOE2 to LGOE0	Output enable signal for gate driver of TFT panel	Not used	Not used
	LFR	Alternating signal for LCD display control. Connect to FR pin of LCD driver.	Alternating signal for LCD display control. Connect to FR pin of LCD driver.	Chip enable signal for column LCD driver Connect to CE pin of 3rd column LCD driver.
	LBCD		Refresh rate signal	Chip enable signal for row LCD driver Connect to LE pin of row LCD driver.
	LDIV	Connect to LDIV pin for source driver of TFT panel. This signal shows output data inversion.	Not use	

3.14.2 SFRs

LCDMODE0 Register

LCDMODE0 (0280H)

	7	6	5	4	3	2	1	0
Bit symbol	RAMTYPE1	RAMTYPE0	SCPW1	SCPW0	MODE3	MODE2	MODE1	MODE0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset State	0	0	1	0	0	0	0	0
Function	Display RAM 00: Internal S 01: External 10: SDRAM 11: Reserved	SRAM SRAM	LD bus trans speed 00: Reserved 01: $2 \times f_{SYS}$ 10: $4 \times f_{SYS}$ 11: $8 \times f_{SYS}$		Mode setting 0000: Built-in R 0001: SR 1 bpr 0010: SR 2 bpr 0011: SR 3 bpr 0100: SR 4 bpr	(monochrome) (4 grayscales) (8 grayscales)	0110: STN 12 I 0111: Reserve 1000: TFT 8 bp	op (256 colors) opp (4 K colors)

Note: Only "burst 1clk access" SDRAM access is supported

LCDMODE1 Register

LCDMODE1 (0281H)

I		7	6	5	4	, 3	2		0
1	Bit symbol			LLPMODE	LDINV	AUTOINV	INTMODE	LDO1	LDO0
	Read/Write	/		R/W	R/W	R/W	R/W	R/W	R/W
	Reset State	/		0	19	0 (0	0	0
	Function			LLP mode	LD bus	Auto LD bus	Interrupt	LD bus width	control
				4(/	inversion	inversion	select	00: 4-bit widt	h A type
					(Note 1)	0: Disable	0: LP	01: 4-bit widt	h B type
			((0: Mode 1	0: Normal	1: Enable	1: BCD	10: 8-bit widt	h A type
				1: Mode 2	1: Inversion	(Valid in		11: 8-bit widt	h B type
ı					\wedge	TFT mode)			

When using TFT mode, LD bus width is fixed below setting. Set "10" to <LDO1:0> for 256-color. For 4096-color, setting <LDO1:0> is not needed, but bus-width becomes 12-bit automatically.

Note: When setting <LDINV> = 1, auto LD bus inversion function does not work. <LDINV> \neq 0 must be set if you want to use auto LD bus inversion function.

LCD fFP Register

LCDFFP (0282H)

	7	6	5	4	3	2	1	0
Bit symbol	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0
Read/Write	\	R/W						
Reset State	0	0	O	0	0	0	0	0
Function		Setting bit7 to bit0 for fFP						

Divide FRM Register

LCDDVM (0283H)

	7	6	5	4	3	2	1	0	
Bit symbol	FMN7	FMN6	FMN5	FMN4	FMN3	FMN2	FMN1	FMN0	
Read/Write		R/W							
Reset State	0	0	0	0	0	0	0	0	
Function		Setting DVM bit7 to bit0							

LCD Size Setting Register

LCDSIZE (0284H)

	7	6	5	4	3	2	1	0	
Bit symbol	COM3	COM2	COM1	COM0	SEG3	SEG2	SEG1	SEG0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset State	0	0	0	0	0	0	0	0	
Function	Common set	ting			Segment setting				
	0000: Reserv	/ed 0101:	200		0000: Reserved 0101: 320				
	0001: 64	0110:	240		0001: 64 0110: 480				
	0010: 120 0111: 320				0010: 128 0111: 640				
	0011: 128	1000:	480		0011: 160	1000: 76	3/)		
	0100: 160	Others	s: Reserved		0100: 256	1001: 960	Others	s: Reserved	

Note 1: Maximum size in color mode (STN,TFT) is 320×320 .

When internal SRAM is set as display RAM, the maximum size is as below

1 bpp (Monochrome): 640×200 2 bpp (4 grayscales): 320×200 4 bpp (16 grayscales): 256×128 8 bpp (256 colors): 128×128 12 bpp (4096 colors): 128×64

Note 2: This LSI does not support 240-segment size, but if a cascade type segment driver is selected, it can used by setting for 256-segment size. In this case, a 256-segment display area must be prepared.

LCD Control-0 Register

LCDCTL0 (0285H)

					7 9				
		7	6	5	4	3	77/2	1	0
)	Bit symbol		ALL0	FRMON	\\	FP9	MMULCD	FP8	START
	Read/Write		R/W	R/W	> R/W /	R/W	R/W	R/W	R/W
	Reset State	/	0	0	0	0	0	0	0
	Function		Column	Frame	Always	f _{FP} setting	Built-in RAM	f _{FP} setting	LCDC start
			data setting	divide	write "0".	bit9	LCD driver	bit8	0: Stop
			0: Normal	setting		·	setting		1: Start
			1: All display				0: Sequential		
			data "0"	1: Enable	16		access		
			$(7/\wedge$				1: Random		
			(7		access		

LCD Control-1 Register

LCDCTL1 (0286H)

	7	6	5	4	3	2	1	0
Bit symbol	LCP0P	LCP1P	LBCDP				LBCDW1	LBCDW0
Read/Write	R/W	R/W _	R/W				R/W	R/W
Reset State	1	0 (1				0	0
Function	LCP0 phase	LCP1 phase	LBCD phase				LBCD width	control
	0: Rise	0: Rise	0: Low				00 : LCP1_10	CLK
	1: Fall	1: Fall	enable				01 : LCP1_20	CLK
	((~ (\))	1: High				10 : LCP1_30	CLK
			enable				11: Reserve	d

LCDC Source Clock Counter Register

LCDSCC (0287H)

	7	6	5	4	3	2	1	0			
Bit symbol	SCC7	SCC6	SCC5	SCC4	SCC3	SCC2	SCC1	SCC0			
Read/Write		R/W									
Reset State	0	0 0 0 0 0 0 0									
Function	LCDC source clock counter bit7 to bit0										

LCD Clock Counter Register 0

LCDCCR0 (0288H)

	7	6	5	4	3	2	1	0
Bit symbol						PCPV2	PCPV1	PCPV0
Read/Write						R/W	R/W	R/W
Reset State						0	0	0
Function						Pre LCP1 C	CLK: LCP1 pu	lse number
						Dummy cloc	k number unt of gate dr	

LCD Clock Counter Register 1

LCDCCR1 (0289H)

	7	6	5	4	3	2	1	0
Bit symbol				TLDE4	TLDE3	JLDE2	TLDE1	TLDE0
Read/Write				R/W	R/W	R/W	R/W	R/W
Reset State				0	$C \setminus O \setminus$	0	40	0
Function				Se	et up time for T	ip time: f _{SYS} FT source di of f _{SYS} 14~16	river LLP signa	al

LCD Clock Counter Register 2

LCDCCR2 (028AH)

	7	6	5	4	3 (7) 2	1	0		
Bit symbol	LLPSU7	LLPSU6	LLPSU5	LLPSU4	LLPSU3	LL/PSU2	LLPSU1	LLPSU0		
Read/Write	R/W	R/W	R/W	> R/W /	R/W	R/W	R/W	R/W		
Reset State	0	0	0	0	0	0	0	0		
Function		TFT source driver, LLP_Enable signal: f _{SYS} × 8								
		High width time for LLP signal								

LCD RED Palette Register

		7	6	5	4	3	2	1	0	
LCDRP10	Bit symbol	1R3	1R2	1R1	1R0	0R3	0R2	0R1	0R0	
(0291H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset State	0	0	1	0	0	0	0	0	
	Function		256-color	STN mode			256-color			
			RED1 lev	el setting			RED0 lev	el setting		
		7	6	5	4	3	2) > 1	0	
LCDRP32	Bit symbol	3R3	3R2	3R1	3R0	2R3	2R2	2R1	2R0	
(0292H)	Read/Write	R/W	R/W	R/W	R/W	R/W	(R/W)	R/W	R/W	
	Reset State	0	1	1	0	0)	0	0	
	Function		256-color	STN mode			256-color	STN mode		
			RED3 lev	el setting			ŘED2 lev	el setting		
		7	6	5	4	3	2	4	0	
LCDRP54	Bit symbol	5R3	5R2	5R1	5R0	4R3	4R2	4R1	4R0	
(0293H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset State	1	0	1	o (V	/))1	0)) ø	0	
	Function		256-color	STN mode			256-color	STN mode		
			RED5 lev	el setting	7(//	>	RED4 lev	el setting		
		7	6	5 <	4	3	(2)	1	0	
LCDRP76	Bit symbol	7R3	7R2	7R1	7R0	6R3	6R2	6R1	6R0	
(0294H)	Read/Write	R/W	R/W	R/W	R/W	R/W ((// R/W	R/W	R/W	
	Reset State	1	1	1	0			0	0	
	Function	256-color STN mode					256-color STN mode			
			RED7 ley	el setting			RED6 lev	el setting		

Note: The above palette settings cannot be changed in TFT mode.



LC	D C	- Green	Palette	Register
$_{-}$	\cdot \cup \setminus	וושטוכ	raielle	redister

		7	6	5	4	3	2	1	0	
LCDGP10	Bit symbol	1G3	1G2	1G1	1G0	0G3	0G2	0G1	0G0	
(0295H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset State	0	0	1	0	0	0	0	0	
	Function		256-color	STN mode			256-color	STN mode		
			GREEN1 le	evel setting		GREEN0 level setting				
		7	6	5	4	3	2) > 1	0	
LCDGP32	Bit symbol	3G3	3G2	3G1	3G0	2G3	2G2	2G1	2G0	
(0296H)	Read/Write	R/W	R/W	R/W	R/W	R/W	(R/W)	R/W	R/W	
	Reset State	0	1	1	0	0		0	0	
	Function		256-color	STN mode			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	STN mode		
			GREEN3 le	evel setting		GREEN2 level setting				
		7	6	5	4	3	2	1	0	
LCDGP54	Bit symbol	5G3	5G2	5G1	5G0	4G3	4G2	4G1	4G0	
(0297H)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset State	1	0	1	0 (/))ı	O (())0	0	
	Function		256-color	STN mode			256-color	STN mode		
			GREEN5 le	evel setting	7	>	GREEN4 I	evel setting		
		7	6	5 <	4	3	(2)	1	0	
LCDGP76	Bit symbol	7G3	7G2	7G1	7 G 0	6G3	6G2	6G1	6G0	
(0298H)	Read/Write	R/W	R/W	R/W	R/W	R/W (// R/W	R/W	R/W	
	Reset State	1	1	1	0			0	0	
	Function		256-color S		V /		256-color	STN mode		
			GREEN7 level setting				GREEN6 level setting			

LCD Blue Palette Register

		7	6	/ 5	4	3	2	1	0	
LCDBP10	Bit symbol	1R3	1R2	1R1	1R0	0R3	0R2	0R1	0R0	
(0299H)	Read/Write	RAW	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset State	/(0)4)1	Q /	// 0)	0	0	0	0	
	Function		256-color S	STN mode		256-color STN mode				
			BLUE1 lev	el setting		BLUE0 level setting				
	1	7	6	5	4	3	2	1	0	
LCDBP32	Bit symbol	3R3	3R2	3R1	3R0	2R3	2R2	2R1	2R0	
(029AH)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Reset State	1	1	0	0	1	0	0	0	
_	Function		256-color S BLUE3 lev	~		256-color STN mode BLUE2 level setting				

Note: The above palette settings cannot be changed in TFT mode.

LCD OE0 Control Register

LCDOE00 (02B0H)

	7	6	5	4	3	2	1	0
Bit symbol	OE007	OE006	OE005	OE004	OE003	OE002	OE001	OE000
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset State	0	0	0	0	0	_0	0	0
Function	OE0 control of TFT panel gate driver							

LCDOE01 (02B1H) to LCDOE04

(02B4H) LCDOE05

(02B5H)

	7	6	5	4	3	2	1	0	
Bit symbol	OE057	OE056	OE055	OE054	OE053	OE052	OE051	OE050	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset State	0	0	0	0	0	0	0	0	
Function		OE0 control of TFT panel gate driver							

LCD OE1 Control Register

LCDOE10 (02C0H)

	7	6	5	4	3	2	70//	0		
Bit symbol	OE107	OE106	OE105	OE104	OE103	QE102	OE101	OE100		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W)	R/W	R/W		
Reset State	0	0	0	6	0		0	0		
Function		OE1 control of TFT panel gate driver								

LCDOE11 (02C1H) to LCDOE14 (02C4H)

LCDOE15 (02C5H)

	7	6	5	4 🔨	3	2	1	0					
Bit symbol	OE157	OE156	OE155	OE154	OE153	OE152	OE151	OE150					
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Reset State	0	(//0)	0 0 0 0 0										
Function		OE1 control of TFT panel gate driver											

LCD OE2 Control Register

LCDOE20 (02D0H)

	7	6	5	4	3	2	1	0					
Bit symbol	OE207	OE206	OE205	205 OE204 OE203		OE202	OE201	OE200					
Read/Write	R/W	R/W />	R/W	R/W	R/W	R/W	R/W	R/W					
Reset State	0	0 0 0 0 0 0 0											
Function))	OE2 control of TFT panel gate driver											

LCDOE21 (02D1H) to LCDOE24

(02D4H)

(02D5H)

	7	6	5	4	3	2	1	0						
Bit symbol	OE257	OE256	OE255	OE254	OE253	OE252	OE251	OE250						
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W						
Reset State	0	0	0	0	0	0	0	0						
Function		R/W O 0<												

	Start	Address Reg	gister	Row Number Setting Register				
	H (Bit23 to 16)	M (Bit15 to 8)	L (Bit7 to 1)	H (Bit8)	L (Bit7 to 0)	ı		
A area	LSARAH (02A2H) 40H	LSARAM (02A1H) 00H	LSARAL (02A0H) 00H	CMNAH (02A4H) 00H	CMNAL (02A3H) 00H	-		
B area	LSARBH (02A8H) 40H	LSARBM (02A7H) 00H	LSARBL (02A6H) 00H	CMNBH (02AAH) 00H	CMNBL (02A9H) 00H	-		
C area	LSARCH (02AEH) 40H	LSARCM (02ADH) 00H	LSARCL (02ACH) 00H	-		-		

Note: All registers can read-modify-write.

LCDC0L/LCDC0H/LCDC1L/LCDC1H/LCDC2L/LCDC2H/LCDR0L/LCDR0H Register

	7	6	5	4	3	2		^{>} 0					
Bit symbol	D7	D7 D6 D5 D4 D3 D2 D1 D0											
Read/Write		Depends on external LCD driver specification.											
Reset State		Depends on external LCD driver specification.											
Function		Depends on external LCD driver specification.											

Address	Function	Chip Enable Pin
3C0000H to 3CFFFFH	Built-in RAM LCDD1	LCP0
3D0000H to 3DFFFFH	Built-in RAM LCDD2	LLP
3E0000H to 3EFFFFH	Built-in RAM LCDD3	LFR
3F0000H to 3FFFFFH	Built-in RAM LCDD4	LBCD

3.14.3 Shift Register Type LCD Driver Control Mode (SR mode and STN color)

3.14.3.1 Description of Operation

Set the mode of operation, start address of source data save memory, grayscale level and LCD size to control registers before setting start register.

After setting start register, the LCDC outputs a bus release request to the CPU and reads data from source memory. After data reading from source data is completed, the LCDC cancels the bus release request and the CPU will restart. The LCDC then transmits LCD size data to the external LCD driver through the LD bus (special data bus only for LCD driver). At this time, the control signals (LCPO etc.) connected to the LCD driver output the specified waveform which is synchronized with the data transmission.

The LCD controller generates control signals (LFR, LBCD, LLP etc.) from base clock LCDSCC. LCDSCC is the base clock for the LCD controller, which is generated by system clock fSYS.

This LSI has a special clock generator for the LCDC. Details of LCD frame refresh rate can be set using this special generator. This generator is made from an 8-bit counter and 1/16 speed clock from the system clock.

- Note 1: During data read from source memory (during DMA operation), the CPU is stopped by the internal BUSREQ signal. When using SR mode LCDC, programmers must monitor CPU performance.
- Note 2: This LSI has a 16-Kbyte SRAM, this internal RAM is available for use as display RAM. Internal RAM access is very fast (32-bit bus width, 1 SYSCLK read/write), it is possible to reduce CPU load to a minimum, enabling LCDC DMA.

This LCDC supports monochrome, 2 bpp (4 grayscales), 3 bpp (8 grayscales), 4 bpp (16 grayscales), 8 bpp (256 colors) and 12 bpp (4096 colors). Display RAM is supported by external SDRAM, SRAM and internal RAM (16 Kbytes).

It is automatically set to suitable condition data correction against interference between pixels in panels. Special adjustment is not required.

In passive matrix STN mode, 8 bpp (256 colors) is supported out of a palette of 4096 colors. Support-is also given for 4096 colors out of a pallet of 4096 colors.

Data output width is selectable between 4 bits or 8 bits, and data output sequence selectable between 2 modes.

SR type LCD control setting is described below.

3.14.3.2 Memory Space (Common spec. SR mode and TFT mode)

The LCDC can display an LCD panel image which is divided horizontally into 3 parts; upper, middle and lower. Each area is called A area, B area and C area with the characteristics shown below.

The Start/End address of each area in the physical memory space can be defined in the LCD start/end address registers. C area can be defined only in start address.

A and B areas can be displayed by program and set to enable or not in Start Address register and Row Number register. When the Row Number registers of A and B areas are set to 0, C area takes over all panel space.

When the size of A or B area is greater than the LCD panel, the area of the panel is all C area because the displaying priority is A > B > C. If the A area is set to enable while the panel area is defined as all C area (A and B areas are disabled), C area is shifted below the LCD panel and A area is inserted from the top of the LCD panel. Similarly if the B area is set to enable while the panel area is defined as all C area, B area is inserted from the bottom of the C area overlapping.




Figure 3.14.1 Memory Mapping from Physical Memory to LCD Panel

3.14.3.3 Display Memory Mapping and Panning Function (Common spec. SR mode and TFT mode)

The LCDC can only change the panel window if you change each start address of A, B and C areas. The display area can be panned vertically and horizontally by changing the row address and column address.

This LCDC can select many display modes: 1 bpp (monochrome), 2 bpp (4 grayscales), 3 bpp (8 grayscales), 4 bpp (16 grayscales), 8 bpp (256 colors) and 12 bpp (4096 colors) and 1-line (row). Data volume is different for each display mode. When using the panning function, care must be exercised in calculating the address for each display mode. For details, refer to Figure 3.14.2 to Figure 3.14.5, "Relation of memory map image and output data". This LCDC can also support external SDRAM, SRAM and internal SRAM for display RAM.

When using SDRAM for display RAM, data from one line to the next line cannot be input continuously in display RAM, even if the panning function is not used. One row address of display SDRAM corresponds to the first line of the display panel. Second line display data cannot now be set within the first row address of the display RAM even if the necessary data for the size you want to display does not fill the capacity of first row address of the display SDRAM. Adding one line to the display panel is equal to adding one address to the row address of the display SDRAM. In other words, when using SDRAM for display RAM, address calculation for panning is simple.

When using SRAM for display RAM, data from one line to the next line must be input continuously to the display RAM. However, address calculation for panning is complex and horizontal panning function is not supported.


3.14.3.4 Data Transmission

This LSI has an LD bus (LD7 to LD0): a special data bus for LCD driver. Bus width of 4-or 8-bits can be supported, and 2 formats selected for each bus width. The 2 formats of 8-bit bus width can support only STN color mode (256, 4096 colors). The 12-bit bus width supports only TFT mode.

LD bus data invert function is also supported. By setting LCDMODE2<LDINV> = 1, all LD bus data is inverted. There is <AUTOINV> bit in this LCDMODE2 register, but this automatic data invert function is only for TFT mode.



• Monochrome: 1 bpp (bit per pixel)
Display memory image



Note: This mode is not supported by 8 bit width B type.

LD6

LD7

LD6

LD7

Not use

Not use

Figure 3.14.2 Relation of Memory Map Image and Output Data (1)

Not used

Not used

LD6

LD7

13-12

15-14

29-28

31-30 ...

• 8/16 grayscales (4 bpp: 8 grayscales case, valid data is 3 bits but data space needs 4 bits)

Display memory image




^{* 8} grayscales data format is the same as 16 grayscales, 1 pixel needs 4-bit space. LSB bit is invalid data. This mode is not supported by 4-bit width B type and 8-bit width B type.

Figure 3.14.3 Relation of Memory Map Image and Output Data (2)



• 256 colors (8 bpp; R: 3 bits, G: 3 bits, B: 2 bits) Display memory image



LD bus output sequence

```
4-bit width A type
LD0
     2-0 (R1)
                 → 13-11 (G2)
LD1
      5-3 (G1)
                 → 15-14 (B2)
LD2
      7-6 (B1)
                 → 18-16 (R3)
LD3
      10-8 (R2)
                 → 21-19 (G3) ...
LD4
      Not used
LD5
      Not used
LD6
      Not used
LD7
     Not used
```


LD bus output sequence

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	8-bit w	idth A type				8-bit wid	Ith B type		(
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	LD0	2-0 (R1)	\rightarrow	23-22 (B3)		LD0	2-0 (R1)	→ 7-6 (G1)	\ <u>`</u>	45-43 (G6)	\rightarrow	47-46 (B6)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LD1	5-3 (G1)	\rightarrow	26-24 (R4)		LD1	5-3 (B1)	→ 10-8 (R2)	\rightarrow	50-48 (R7)	\rightarrow	53-51 (G7)	
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	LD2	7-6 (B1)	\rightarrow	29-27 (G4)		LD2	13-11 (G2)	→ 15-14 (B2)	\ }	55-54 (B7)	\rightarrow	58-56 (R8)	
LD5 15-14 (B2) \rightarrow 37-35 (G5) LD5 29-27 (G4) \rightarrow 31-30 (B4) \rightarrow 71-70 (B9) \rightarrow 74-72 (R10 LD6 18-16 (R3) \rightarrow 39-38 (B5) LD6 34-32 (R5) \rightarrow 37-35 (G5) \rightarrow 77-75 (G10) \rightarrow 79-78 (B10 LD6 18-16 (R3) \rightarrow 39-38 (B5)	LD3	10-8 (R2)	\rightarrow	31-30 (B4)		LD3	18-16 (R3)	→ 21-19 (G3)	//>	61-59 (G8)	\rightarrow	63-62 (B8)	
LD6 18-16 (R3) → 39-38 (B5) LD6 34-32 (R5) → 37-35 (G5) → 77-75 (G10) → 79-78 (B10	LD4	13-11 (G2)	\rightarrow	34-32 (R5)		LD4	23-22 (B3)	→ 26-24 (R4)	\rightarrow	66-64 (R9)	\rightarrow	69-67 (G9)	
	LD5	15-14 (B2)	\rightarrow	37-35 (G5)		LD5	29-27 (G4)	→ 31-30 (B4)	\rightarrow	71-70 (B9)	\rightarrow	74-72 (R10)	
LD7 21-19 (G3) \rightarrow 42-40 (R6) LD7 39-38 (B5) \rightarrow 42-40 (R6) \rightarrow 82-80 (R11) \rightarrow 85-83 (G1:	LD6	18-16 (R3)	\rightarrow	39-38 (B5)	((LD6	34-32 (R5)	→ 37-35 (G5)	\rightarrow	77-75 (G10)	\rightarrow	79-78 (B10)	
	LD7	21-19 (G3)	\rightarrow	42-40 (R6)		LD7	39-38 (B5)	→ 42-40 (R6)	\rightarrow	82-80 (R11)	\rightarrow	85-83 (G11)	

^{*} This mode is not supported by 4-bit width B type.

Figure 3.14.4 Relation of Memory Map Image and Output Data (3)

• 4096 colors (12 bpp: R: 4 bits, G: 4 bits, B: 4 bits) Display memory image



* 8 grayscales data format is the same as 16 grayscales, 1 pixel needs 4-bit space. LSB bit is invalid data. This mode is not supported by 4-bit width B type and 8-bit width B type.

Figure 3.14.5 Relation of Memory Map Image and Output Data (4)



3.14.3.5 Refresh Rate Setting

Frame cycle (refresh rate) is generated from setting of LSCC (LCDSCC<SCC7:0>) and FP [9:0] (LCDCTL0<FP9, 8>, LCDFFP<FP7:0>). The LBCD terminal outputs one pulse every cycle and the LFR normally outputs an inverted signal every cycle. But when the DIVIDE FRAME function is used, the LFR signal changes to a special signal for high quality display.

(1) Basic clock setting

This LSI has a special clock generator for basic source clock used in the LCD controller. This generator can set details of the refresh rate for the LCDC.

This generator is made by dividing the system clock by 16 and an 8-bit counter.

fBCD[Hz]: Frame rate (Refresh rate: Frequency of LBCD signal)

FP: FP [9:0] setting value of FFP register

SCC: <SCC7:0> setting value of LSCC register

 f_{BCD} [Hz] = f_{SYS} [Hz] / ((SCC+1) × 16 × FP)

Example:

f_{SYS} [Hz] = 20MHz, 480COM (FP = 480), target refresh rate = 140Hz

The following shows the method of setting and calculation.

140 [Hz] = 20000000 [Hz]/((SCC+1) \times 16 \times 480)

 $(SCC+1) = 20000000/(140 \times 16 \times 480) = 18.60$

Value of setting to register is only integer, SCC ≠ 17. The floating value is disregarded.

In this case, the refresh rate comes to 144.6 [Hz]

LCDC Source Clock Counter Register

LCDSCC (0287H)

	7	6	5	4	> 3	2	1	0					
Bit symbol	SCC7	SCC6	SCC5	SCC4	SCC3	SCC2	SCC1	SCC0					
Read/Write				7) R/	W								
Reset State	((0)-	0	0	()0)	0	0	0	0					
Function		LCDC Source Clock Counter bit7 to bit0											

- * Data should be written from 1-hex to FFFF-hex in the above register. It cancannot operate if set to "0".
- * If the refresh rate is set too fast, it may not be in time with the display data. t_{LP} time is determined by SCC.

$$t_{LP}[s] = (1/f_{SYS}[Hz]) \times 16 \times (SCC + 1)$$

 t_{LP} is shown in 1-line (ROW) display time. 1-line data transmission must be completed during t_{LP} cycle time. AboutRefer to "Data transmission and bus occupation" for details of data transmission time.

(2) Refresh rate adjust function (Correct function)

In this function, the LBCD frequency: refresh rate is generated by setting LCDSCC<SCC7:0> and FP [9:0] register. The FFP value is normally set at the same value as the ROW number, but this value can be used for correction of BCD frequency: refresh rate.

This function always uses a value greater than the ROW number, set to slower frequency. The LCDC cannot operate correctly if a value smaller than the ROW number is set.

The following is an example of settings:.

Example:

 f_{SYS} [Hz] = 20 MHz, 480COM (FP = 480), Target refresh rate = 140 Hz

140 [Hz] = 20000000 [Hz]/((SCC+1) \times 16 \times 480)

 $(SCC+1) = 20000000/(140 \times 16 \times 480) = 18.60$

Value of setting to register is only integer, SCC = 17. The floating value is disregarded.

In this case, refresh rate comes to 144.6 [Hz]

 f_{BCD} [Hz] = f_{SYS} [Hz]/((SCC+1) × 16 × FP)

FP value is adjusted to set SCC=17 in above equation again.

140 [Hz] = $20000000/(18 \times 16 \times FP)$

FP = 496.03

Value of setting to register is only integer, FP = 496.

In this case, refresh rate comes to 140.0 [Hz]

LCD f_{FP} Register

LCDFFP (0282H)

	7	6	5	4	3	2	1	0
Bit symbol	FP7	FP6	FP5	FP4	FP3	FP2	FP1	FP0
Read/Write				R/\	N			
Reset State	((0))	0	0	(/)0)	0	0	0	0
Function		_		Setting bit7 t	o bit0 for f _{FP}			

Reference) We recommend refresh rate values in the region of:...

Monochrome: 70 [Hz]

4, 8, 16 grayscales and color: 140 to 200 [Hz]

(3) Divide frame adjust function

The DIVIDE FRAME function allows for adjustments to reduce uneven display in large LCD panels.

When this function is enabled by setting <FRMON> = 1, the LFR signal alternates between high and low level with each LLP cycle for the LCDDVM register values given below.

When this function is disabled by setting <FRMON> = 0, the LFR signal alternates between high and low level with each LBCD cycle. This function is not affected by the LBCD timing.

Note: Availability of this function depends on the actual LCD driver or LCD panel used. We recommend checking that register's value when used in the proposed environment.

Divide Frame Register

LCDDVM (0283H)

	7	6	5	4	<i>)</i> 3	2	(1/h)	0					
Bit symbol	FMN7	FMN6	FMN5	FMN4	FMN3	FMN2	FMN1	FMN0					
Read/Write		R/W											
Reset State	0	0	0	0	0	(0)	0	0					
Function		Setting DVM bit7 to bit0											

(Reference) In general, prime numbers (3, 5, 7, 11, 13 ...) are best for the value of the LCDDVM register.




Figure 3.14.6 Whole Timing Diagram of SR Mode




Figure 3.14.7 Detailed Timing Diagram of SR Mode




Figure 3.14.8 Waveform of LLP, LFR

3.14.3.6 LCD Data Transmission Speed and Data Bus Occupation Rate

After setting start register, the LCDC outputs a bus release request to the CPU and reads data from source memory. The LCDC then transmits LCD size data to the external LCD driver through the special LCDC data bus (LD11 to LD0). At this time, the control signals connected to the LCD driver output the specified waveform which is synchronized with the data transmission. After data reading from RAM for display is completed, the LCDC cancels the bus release request and the CPU will restart.

During data read from source memory (during DMA operation), the CPU is stopped by the internal BUSREQ signal. When using SR mode LCDC, programmers must monitor CPU performance. The occupation rate of the data bus depends on data size, transmission speed (CPU clock speed) and display RAM type used.

Display RAM	Bus Width	Valid Data Reading Time (f _{SYS} Clock/Byte)	Valid Data Reading Time t _{LRD} (ns/Byte) at f _{SYS} = 20 MHz
External SRAM	16 bits	2/2	50
External StyAlvi	32 bits	2/4	25
Internal RAM	32 bits	1/4	12.5
External SDRAM	16 bits	*1/2	*25
External SDRAIN	32 bits	*1/4	*12.5

Note: When using SDRAM for display RAM, overhead time (+ 8 clocks) is required for every 1 row data reading.

tstop refers to the CPU stoppage time during transmission of 1 row data. tstop is calculated by the equation below for each display mode.

 $t_{STOP} = (SegNum \times K/8) \times t_{LRD}$

; Except SDRAM use

SegNum : Number of segment

bit number per pixel (bpp)

Monochrome K = 2 4 Grayscales K = 2 8/16 Grayscales K = 4

256 colors K = 8 4096 colors K = 12

When SDRAM is used, more overhead time is required.

 $t_{STOP} = (SegNum \times K/8) \times t_{LRD} + ((1/f_{SYS}) \times 8)$

; SDRAM use

Data bus occupation rate equals the percentage of tSTOP time in tLP time.

Data bus occupation rate = t_{STOP}/t_{LP}

Note: For t_{LP} time, refer to "refresh rate setting".

3.14.3.7 Timing Diagram of LD Bus

The TMP92CH21 can select to display RAM for external SRAM: Available to set WAIT, internal SRAM and external SDRAM: 16, 32, 64, 128, 256 and 512 Mbits.

As a 480-byte FIFO buffer is built into this LCDC, the LD bus speed can be controlled.

The speed can be selected from 3 kinds of cycle: (fsys/2, fsys/4, and fSYS/8)

LD bus data: LD11 to LD0 is out at rising edge of LCP0, LCD driver receives at falling edge of LCP0.

Note: If the LCP cycle is too slow it may not transfer correctly.




Figure 3.14.9 Selection of LCP Cycle

If LCP cycle is not set at a suitable speed with respect to the refresh rate, LD bus data will not transfer correctly. tLP time is shown in the equation below.

$$t_{LP}[s] = (1/f_{SYS}[Hz]) \times 16 \times (SCC+1)$$

Data transmission must finish in t_{LP} time. Set SCC clock and LCP0 speed to be less than t_{LP} time. For setting of SCC, refer to "basic clock setting" of "refresh rate setting".

The kind of display memory and display mode determine LCP speed. In other words, when the setting is too fast, there will be not enough transmission data in FIFO, and LCD data will not transfer correctly.




Figure 3.14.10 Fastest Timing Diagram for External SRAM, 0 waits




Figure 3.14.11 Timing Diagram for Internal SRAM




Figure 3.14.12 Timing Diagram of SDRAM Burst Run



3.14.3.8 Setting of Color Palette

This LSI can support monochrome, 4-, 8-, 16-level grayscales and color STN panels, and color TFT panels. The following shows the settings for each mode.

• Monochrome

No need for special setting, simply select monochrome mode by LCDMODE1<MODE3:0> register.

• 4, 8, 16 grayscales

No need for special setting, as with monochrome mode, simply select monochrome mode by LCDMODE1<MODE3:0> register.

For 8- and 16-level grayscale modes, both settings need 4-bit data per 1 pixel. Even if set to 8 grayscales mode, the LSB bit of the display data is invalid.

• 256 colors STN

Firstly, select STN256 color mode by LCDMODE1<MODE3:0> and next set the detail contrast adjustment. In 256STN color mode, 8-bit display data is divided into 3 bits (red), 3 bits (green) and 2 bits (blue). Red and green are 8-level contrast and blue is 4 level contrast. Each level can be adjusted from 16-level contrast.

Red contrast level can be selected by LCDRP10, LCDRP32, LCDRP54 and LCDRP76registers, green by LCDGP10, LCDGP32, LCDGP54 and LCDGP76, and blue by LCDBP10, and LCDBP32.

As a result, support is given for for 8 bpp: 256 colors out of a palette of 4096 colors.

Color palette setting (Red)

Selectable	<<<			//			С	ontra	ast							>>>
8-bit data	0/	(1)	2	3	4	5 <	6	7	8	9	Α	В	C	D	Е	F
7	* \	*))*	*	*	*	\ *	*	*	*	*	*	*	*	@	*
6	*	*	*	*	*	1*	*/	*	*	*	*	*	@	*	*	*
5	一 * 〉	*	*	*	*/	*	*	*	*	*	@	*	*	*	*	*
4	/* `	*	*	*	*	*	*	*	@	*	*	*	*	*	*	*
3	*	*	*	*	*	> *	@	*	*	*	*	*	*	*	*	*
// 2) _	*	*	*	*	@/	*	*	*	*	*	*	*	*	*	*	*
1//	*	*	@	*	*	/*/	*	*	*	*	*	*	*	*	*	*
0	@	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*

Color palette setting (Green)

Selectable	<<<				-		С	ontra	ast		-	-			. :	>>>
8-bit data	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
$\sqrt{7}$	*	/*>	*	*	*	*	*	*	*	*	*	*	*	*	@	*
6	*	*	*	*	*	*	*	*	*	*	*	*	@	*	*	*
5	*	*	*	*	*	*	*	*	*	*	@	*	*	*	*	*
)) 4	*	*	*	*	*	*	*	*	@	*	*	*	*	*	*	*
3 🔿	*	*	*	*	*	*	@	*	*	*	*	*	*	*	*	*
2 (*	*)	*	*	@	*	*	*	*	*	*	*	*	*	*	*
1	*	*	@	*	*	*	*	*	*	*	*	*	*	*	*	*
0 (@	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*

Color palette setting (Blue)

Selectable	<<< Contrast															>>>	
8-bit data	0	1	2	3	4	5	6	7	8	9	Α	В	С	ם	Е	F	
3	*	*	*	*	*	*	*	*	*	*	*	*	@	*	*	*	
2	*	*	*	*	*	*	*	*	@	*	*	*	*	*	*	*	
1	*	*	*	*	@	*	*	*	*	*	*	*	*	*	*	*	
0	@	*	*	*	*	*	*	*	*	*	*	*	*	*	*	*	

^{*:} Selectable contrast point

Figure 3.14.13 Palette Setting of Each Basic Color (RGB)

^{@:} Initial setting point


• 4096 colors STN

STN4096 color mode is selected by LCDMODE1<MODE3:0>.

This LCDC has a maximum 4096-color palette. If STN4096 color mode is selected, individual color contrast levels cannot be adjusted.



3.14.3.9 Example of SR Type LCD driver connection



Note: Other circuit is necessary for LCD drive power supply for LCD driver display.

Figure 3.14.14 Interface Example for Shift Register Type LCD Driver

3.14.3.10 Program Example (4 K colors STN)

; ******PORT se	ettings *******	
ld	•	LD7 to LD0 set
ld		Output mode
ld	, ,	LBCD, LLP, LCP0
	,	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
; ******LCD set	tings*******	
ld	(LCDSCC), 51	Counter set (Refresh rate: 100 Hz at fc = 40 MHz)
ld	(LCDCCR0), 01h ;	
ld	(LCDCCR1), 01h ;	SCP Negative edge
ld	(LCDCCR2), 02h ;	$\sim ((// \land)$
ld	(LCDSIZE), 64h ;	240 com × 256 seg
ld	(LCDFFP), 240 ;	; 240 com
ld	(LCDMODE0), 096h ;	SDRAM, STN: 4 K
ld	(LCDMODE1), 02h ;	; 8-bit width A type
ld	(LSARCL), 00h ;	C area (enable)
ld	(LSARCM), 00h ;	$(\vee/)$
ld	(LSARCH), 40h ;	
ld	(LSARAL), 00h ;	A area (disable)
ld	(LSARAM), 00h ;	
ld	(LSARAH), 00h ;	
		$\mathcal{A}(\mathcal{A})$
ld	(LSARBL), 00h ;	B area (disable)
ld	(LSARBM), 00h	
ld	(LSARBH), 00h	
ld	(CMNAL), 00h	A area Row number
ld	(CMNAH), 00h	
ld	(CMNBL), 00h ;	B area Row number
ld	(CMNBH), 00h ;	
/		(O)
ld //	(LCDCTL1), 0e0h	SCP0, SCP1: Negative edge, BCD:
ld	(LCDDVM), 3	
ld	(LCDCTL0), 01h	START (FP bit8 = 0)
	\mathcal{D}	~
$\langle ((\)) \rangle$		
		·
	(()))	
	()	

3.14.4 TFT Color Display Mode

3.14.4.1 Description of Operation

This is basically the same setting as for SR mode.

Set the mode of operation, start address of source data save memory, color level and LCD size to control registers before setting start register.

After setting start register, the LCDC outputs a bus release request to the CPU and reads data from source memory. After data reading from source data is completed, the LCDC cancels the bus release request and the CPU will restart. The LCDC then transmits LCD size data to the external LCD driver through the LD bus (the special data bus only for LCD driver). At this time, the control signals (LCP0 etc.) connected to the LCD driver output the specified waveform which is synchronized with the data transmission.

In TFT mode LCDC, the CPU is stopped by the internal BUSREQ signal during data read from source memory (during DMA operation).

The LCD controller generates control signals (LFR, LBCD, LLP etc.) from base clock LCDSCC. LCDSCC is the base clock for the LCD controller, which is generated by system clock fsys.

For TFT source driver, the following signals are supported: 8-bit RGB or 4-bit $\times RGB$ special data bus and LCP0, LFR, LLP and LDIV.

And for TFT gate driver control, LCP1, LBCD and LGOE2 to LGOE0.

3.14.4.2 Memory Space

Memory space setting is the same as for SR mode. Refer to SR mode section.

3.14.4.3 Mapping of Display Memory and Panning Function


Panning function and display memory mapping are the same as for SR mode. Refer to SR mode section.

3.14.4.4 Data Transmission

This LSI outputs display data form special bus for LCD driver. The LCD driver input width can be selected. 8-bit and 12-bit widths are supported.

Relation of memory map image and output data

• 256 colors (8 bpp; R: 3 bits, G: 3 bits, B: 2 bits) Display memory image



LD bus output sequence

8 bits (TFT) LD0 $0 (R1) \rightarrow 8 (R2)$ LD1 1 (R1) LD2 \rightarrow 10 (R2) LD3 $3 (G1) \rightarrow 11 (G2)$ $4 (G1) \rightarrow 12 (G2)$ LD4 LD5 5 (G1) → 13 (G2) ... LD6 6 (B1) → 14 (B2) ... LD7 $7 \text{ (B1)} \rightarrow 15 \text{ (B2)} \dots$

> When using 256-color TFT mode, 8-bit LD bus width must be used. LD8, LD9, LD10 and LD11 terminals are available for use as general ports.

Figure 3.14.15 Relation of Memory Map Image and Output Data (5)



Relation of memory map image and output data

• 4096 colors (12 bpp; R: 4 bits, G: 4 bits, B: 4 bits) Display memory image




Figure 3.14.16 Relation of Memory Map Image and Output Data (6)




3.14.4.5 Setting Each Control Signals

The TFT source driver is controlled by base clock (LCP0), data start clock (LFR) and load pulse (LLP). Special data bus LD11 to LD0 uses 8 bits or 12 bits for suitable LCD driver.

The timing of each signal can be finely adjusted using the relevant control register.

When using the TFT driver a large amount of data is required. So, when using wide bus and high speed transmission, some noise may be generated. This LSI has an LDIV function. This function automatically sets the minimum data change method, from inverting data and LDIV signal, to comparing current data with the previous data. If the TFT LCD driver supports the data inverting function, it is possible to decrease the noise.



LCD Clock Counter Register 0

LCDCCR0 (0288H)

		7	6	5	4	3	2	1	0	
0 Bit	symbol						PCPV2	PCPV1	PCPV0	
Rea	ad/Write						R/W	R/W	R/W	
Res	set State						0	0	0	
Fur	nction						Pre LCP1 CLK: LCP1 pulse number Dummy clock number until valid clock of gate driver LCP1			

Delay control 1 is set by LCDCCR0<PCPV2:0>. Delay of Dummy clock is controlled by pulse number derived by subtracting common number and <PCPV2:0> from LCDFFP<FP9:0> (refer to SR mode section).

LCD Clock Counter Register 1

LCDCCR1 (0289H)

	7	6	5	4 3	2	0					
Bit symbol				TLDE4 TLDE3	TLDE2 TLDE1	TLDE0					
Read/Write				R/W R/W	R/W R/W	R/W					
Reset State				0 0	9	0					
Function			_	LLP_Set-up time: f _{SYS} pulse × 8							
			_	Set up time for TFT source driver LLP signal							
				(Offset of f _{SYS} 14~16 pulse)							

Set up time of LLP (horizontal front porch) is set in LCDCCR1

*TLDE4:0>. This is called "Delay control 2". 1 pulse of this set up time in LCDCCR1

register is equal to 8 times of fsys regardless of LCP0 and LCP1. The set up time has offset time; fsys*14 to 16

(fsys × 14.5 or more). If "0" is written in LCDCCR1

register, fsys*14 to 16 of time is delayed. This offset time changes according to the setting conditions. The cycle of LCP1

is determined by (the value of LCDSCC register +1) * fsys * 16, thus horizontal back porch is the time when offset time and set up time are subtracted from the cycle of LCP1.

LCD Clock Counter Register 2

LCDCCR2 (028AH)

	7	6 <	5	\ 4	3	2	1	0		
Bit symbol	LLPSU7	LLPSU6	LLPSU5	LLPSU4	LLPSU3	LLPSU2	LLPSU1	LLPSU0		
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset State	0	0	0	0	0	0	0	0		
Function	TFT source driver, LLP_Enable signal: f _{SYS} × 8									
))		Н	ligh width time	for LLP signa	al				

The pulse number of LCP0 in LCDCCR2 means enable time of LLP. This register determines "High width" time as mentioned above. 1 pulse of this time in LCDCCR2 register is equal to 8 times of fsys regardless of LCP0 and LCP1. If "0" is written in LCDCCR2 register, High level is output during the period that the valid data is output from LD bus.


(In Mode1, high level is kept during one more LCP0 than valid data.)

3.14.5 Source Driver Control

Data shift clock; LCP0, Data; LD11 to LD0 and LLP signals become valid after the time (offset time + set up time set in (LCDCCR1)) from LCP1.

LLP signal has 2 modes; Mode1 (LLP rises 1 LCP0 clock before valid data) and Mode2 (LLP rises at the same time as valid data)

1. The cycle of LCP1 is determined by (LCDSCC+1) × f_{SYS} × 16 2. The number of LCP0 in the cycle of LCP1 is determined by the cycle of LCP0 clock.



* Condition: Segment = 320, LCDCCR1 = 1, LCP0 = 2×f_{SYS} , LCDSCC = 41

Figure 3.14.18 Timing Example for TFT Driver

Note: The above figure and explanation are under the following condition.

<LCDCTL2> CPHP = 1, CPVP = 0


When <LCDCTL2> CPHP = 0, CPVP = 1, the alignment of LCP0/LCP1 inverts.

3.14.5.1 Gate Driver Control

The TFT gate driver is controlled bybase clock LCP1 and vertical shift data signal LBCD. This LSI has 3-bit output enable signals LGOE2 to LGOE0 which can be controlled individually. The TFT gate driver's output can be controlled by this timing and is available for blanking adjustment and zoom function.

The LBCD signal begins output from rising of LCP1 and the TFT gate driver recognizes the start point of the vertical direction. LGOE0 then outputs from rising of LCP1 and repeats. LGOE1 outputs one LCP1 clock delayed. LGOE2 delay one LCP1 clock from LGOE1. By LCDCTL1<LBCDW1:0> setting, the width of LBCD can be selected from 1, 2, or 3 clocks of LCP1.

1. The cycle of LBCD is determined by the setting of (LCDFFP) register. 2. Enable width of LBCD is selectable from (1×LCP1) to (3×LCP1).



Note 1: LCP1 counter (LCDFFP): 1024 clocks maximum

Note 2: Pre_LCP1_SET (LCDCCR0): 8 clocks (3bits) of LCP1 maximum

Figure 3.14.19 Example of TFT Gate Driver Timing Control

(Notes on settings)

1. LCP0 cycle: LCP0=f_{SYS} × n (n=2, 4, 8: transmission speed of LD bus)

LCP0 cycle is generated by system clock and value of LCDMODE0<SCPW1:0>

2. LCP1 cycle: LCP1= $f_{SYS} \times 16 \times (SCC + 1)$

LCP1 cycle is generated by value of LCDSCC register.

High level width of LCP1 is fixed to fsys × 4 times. (Positive edge)

As indicated above, the cycles of LCP0 and LCP1 are able to set each other. There are some limitations to settings of LD bus speed and LCDSCC.

Segment	Transmission	Minimum
Size	Speed of	LCDSCC
	LD bus	value
	2	9
64	4	17
	8	33
	2	(\(\sqrt{17} \)
128	4	33
	8	65
	2	21
160	4	41
	8	81
	2	33
256	4	65
	8	(129
	2	41
320	4)	81
	8	161

High level width of LLP is adjusted every fsys × 8 cycle. However, LLP is adjusted every 2-clock of LLP when transmission speed of the LD bus is set to 2-Clock. LLP is also adjusted every 4-clock of LLP when transmission speed of the LD bus is set to 4-clock of LCP0.

Setting method is the same as in the STN case, following the calculation below.

f_{BCD} [Hz] : Frame frequency (Refresh rate: LBCD cycle)

FP : FP [9:0] FFP register setting value SCC : SCC [7:0] LSCC register setting value

 f_{BCD} [Hz] = f_{SYS} [Hz] / ((SCC+1) × 16 × FP)

Frame correction function is the same as in the STN case.

3. LCP1 Setting: Vertical front porch is determined by LCDCCR0.

Vertical front porch is determined by the above 3bits; LCDCCR0<PCPV2:0>. Vertical back porch is controlled by the pulse number which is <PCPV2:0> subtracted from LCDFFP<FP9:0> as explained in the SR mode section.

4. LLP Setting: Set up time is determined by LCDCCR1.

Set up time of LLP (horizontal front porch) is set in LCDCCR1 register. This is called "Delay control 2". 1 pulse of this set up time in LCDCCR1 register is equal to 8 times of fsys regardless of LCP0 and LCP1. The set up time has offset time; fsys×14 or more. If "0" is written in LCDCCR1 register, fsys×14.5 or more of time is delayed. This offset time changes according to the setting conditions. The cycle of LCP1 is determined by (the value of LCDSCC register +1) × fsys × 16, thus horizontal back porch is the time where offset time and set up time are subtracted from the cycle of LCP1.

5. LLP High width: High width of LLP is determined by LCDCCR2.

The pulse number of LCP0 in LCDCCR2 means enable time of LLP. This register determines "High width" time as mentioned above. 1 pulse of this time in LCDCCR2 register is equal to 8 times of fsys regardless of LCP0 and LCP1. If "0" is written in LCDCCR2 register, High level is output during the period that the valid data is output from the LD bus.

(In Mode1, high level is kept during one more LCP0 than valid data.)

6. LDIV: Enable/disable of Auto Invert function is determined by LCDMODE1<AUTOINV>.

If "1" is written in LCDMODE1<AUTOINV> bit, the LCD controller monitors the status of the LD bus. The LCDC compares the value of previous data with the data supposed to be sent. If more than a majority of all the LD bus change, LDIV outputs "1" and the LCDC inverts the LD bus value that was supposed to be sent.

This is effective in reducing noise or power consumption where the LCD driver has an LDIV pin.




7. LGOE0 to 2: Programmable waveform

LGOE0 is output on the rising edge of the first LCP1 and repeats every 3 pulses of LCP1. LGOE1 is the 2nd LCP1 and LGOE2 the 3rd, and they also repeat every 3 pulses of LCP1.

LGOE0 to LGOE2 can be generated by 1/16 clocks of LCP1 cycle set in control registers (48bits \times 3) respectively.

These signals can finely adjust the gate output signal and this will enables fine adjustment of gate bias (the setting of blanking) or zoom function without modification of data etc.



Various waveforms can be generated by writing LCDOEn5 to LCDOEn0 registers (48bits for each signal). (When "1" is written, output is High level. When "0" is written, output is Low level. The direction of data is from LSB to MSB.)

Figure 3.14.20 Details of waveform of LGOEn for gate driver


Note1) The above explanation and figures are given for the setting below. Condition: <LCDCTL2>CPHP = 1, CPVP = 0

For CPHP = 0, CPVP = 1 setting, LCP0 and LCP1 phases are inverted.

Note2) The minimum resolution of LGOEn is 1/16 of LCP1 cycle.

Thus, the minimum resolution of LGOEn is (LCDSCC +1) \times f_{SYS}.

3.14.5.2 Example of TFT LCD driver connection



Note: Other circuit is required for power supply for driving LCD driver.

Figure 3.14.21 Example of TFT Type LCD Driver Interface

3.14.5.3 Program sample (4K color TFT)

; ******PORT se	ottings *******		
ld	(PACR), 78h		LD11-LD8 set
ld	(PLFC), 0ffh		LD7-LD0 set
ld	(PLCR), 0f0h		Output mode
ld	(PKFC), 0bh		LBCD, LLP, LCP0
			2
ld	(PCCR), 0c0h	,	PC6: LDIV (for TFT) PC7: LCP1
ld	(PCFC), 0c0h	,	PC6: LDIV
; *******LCD set	tings******		~ (7/4)
ld	(LCDSCC), 100	;	Counter set (refresh rate:50Hz at fc = 40MHz)
ld	(LCDCCR0), 00h	;	
ld	(LCDCCR1), 00h	;	
ld	(LCDCCR2), 00h	;	
ld	(LCDSIZE), 74h	;	320 com × 256 seg
ld	(LCDFFP), 49h	;	320 com
ld	(LCDMODE0), 059h	:	SRAM, TFT 4096 color
ld	(LCDMODE1), 01h	:	Invalid 8bit A type
	(,,,	,	
ld	(LCDCTL0), 02h	;	(FP bit8=1)
ld	(LCDCTL1), 00h	:	SCP0,SCP1:negedge, BCD: ↓
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•	
ld	(LSARCL), 00h	;	C area (enable)
ld	(LSARCM), 00h	;	
ld	(LSARCH), 40h	,<	
ld	(LSARAL), 00h	;	A area (disable)
ld	(LSARAM), 00h		
ld	(LSARAH), 00h		
	(()		
ld	(LSARBL), 00h	/:	B area (disable)
ld	(LSARBM), 00h	:	
ld /	(LSARBH), 00h		
//		,	(7/4)
ld <	(CMNAL), 00h	<u> </u>	A area Row number
ld	(CMNAH), 00h		
	(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	_	
Jd. 🔿	(CMNBL), 00h	;	B area Row number
ld	(CMNBH), 00h	;	
		-	
	d		
ld	(LCDCTL0), 03h	Υ;	START (FP bit8 = 1)
	~ \ \		

3.14.6 Built-in RAM Type LCD driver Mode

3.14.6.1 Description of Operation

Data transmission to the LCD driver is executed by a transmit instruction from the CPU.

After setting operation mode of to the control register, when a CPU transmit instruction is executed the LCDC outputs a chip select signal to the LCD driver connected externally by the control pin (LCP0...). Therefore control of data transmission numbers corresponding to LCD size is controlled by CPU instruction. There are 2 kinds of LCD driver address in this case, which are selected by the LCDCTL<MMULCD> register.

3.14.6.2 Random Access Type

This corresponds to address direct writing type LCD driver when <MMULCD> = "1". The transmission address can also assign the memory area 3C0000H - 3FFFFF, the four areas each being 64 Kbytes.

Interface and access timing are the same as for normal memory. Refer to the memory access timing section.

Table 3.14.2 Racdom Access Type Built-in RAM Type LCD driver

Address	Function	Chip Enable Terminal
3C0000H to 3CFFFFH	Built-in RAM LCDD1	LCP0
3D0000H to 3DFFFFH	Built-in RAM LCDD2	LLP
3E0000H to 3EFFFFH	Built-in RAM LCDD3	LFR
3F0000H to 3FFFFFH	Built-in RAM LCDD4	LBCD

3.14.6.3 Sequential Access Type


Data transmission to the LCD driver is executed by a transmit instruction from the CPU.

After setting operation mode to the control register, when a CPU transmit instruction is executed the LCDC outputs a chip select signal to the LCD driver connected externally by the control pin (LCPO...). Therefore control of data transmission numbers corresponding to LCD size is controlled by CPU instruction. There are 2 kinds of LCD driver address in this case, which are selected by the LCDCTL<MMULCD> register.

This corresponds to a LCD driver which has each 1 byte of instruction register and display data register in LCD driver when <MMULCD> = "0". Please select the transmission address at this time from 1FE0H to 1FE7H.

LCDC0L/LCDC0H/LCDC1L/LCDC1H/LCDC2L/LCDC2H/LCDR0L/LCDR0H Register

	7	6	5	4	3	2	(1)	> 0		
Bit symbol	D7	D6	D5	D4 /	D3	D2	D1	D0		
Read/Write	Depends on external LCDD specification									
Reset State	Depends on external LCDD specification									
Function			Depen	ds on externa	LCDD specif	ication				



Note 1: This waveform is in the case of 3-state access.

Note 2: Rising timing of chip enable signal (e.g LCP0) is different.

Figure 3.14.22 Example of Access Timing for Built-in RAM Type LCD Driver (Wait = 0)

3.14.6.4 Example of Built-in RAM LCD driver connection





Figure 3.14.23 Interface Example for Built-in RAM and Sequential Access Type LCD Driver



3.14.6.5 Program Example

• Setting example: when using 80 segments × 65 commons LCD driver. Assign external column driver to LCDC1 and row driver to LCDC4.

This example uses LD instruction in setting of instruction and micro DMA burst function for soft start in setting of display data.



3.15 Melody/Alarm Generator (MLD)

The TMP92CH21 contains a melody function and alarm function, both of which are output from the MLDALM pin. Five kinds of fixed cycle interrupt are generated using a 15-bit counter for use as the alarm generator.

The features are as follows.

1) Melody generator

The Melody function generates signals of any frequency (4 Hz to 5461 Hz) based on a low-speed clock (32.768 kHz), and outputs the signals from the MLDALM pin.

The melody tone can easily be heard by connecting an external loudspeaker.

2) Alarm generator

The alarm function generates eight kinds of alarm waveform having a modulation frequency (4096 Hz) determined by the low-speed clock (32.768 kHz). This waveform can be inverted by setting a value to a register.

The alarm tone can easily be heard by connecting an external loudspeaker.

Five kinds of fixed cycle interrupts are generated (1 Hz, 2 Hz, 64 Hz, 512 Hz, and 8192 Hz) by using a counter which is used for the alarm generator.

This section is constituted as follows.

3.15.1 Block Diagram


3.15.2 Control Registers

3.15.3 Operational description

3.15.3.1 Melody Generator

3.15.3.2 Alarm Generator

3.15.1 Block Diagram



3.15.2 Control Registers

ALM Register

ALM (1330H)

	7	6	5	4	3	2	1	0		
Bit symbol	AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1		
Read/Write	R/W									
Reset State	0	0	0	0	0	0	0	0		
Function	Setting alarm pattern									

MELALMC Register

MELALMC (1331H)

	7	6	5	4	3	2	1	0
Bit symbol	FC1	FC0	ALMINV	-	-{ () >>-	-	MELALM
Read/Write	R/	W	R/W		R/W			
Reset State	0	0	0	0	0	0	0	0
Function	Free-run cou	inter control	Alarm				1/4/	Output
	00: Hold		waveform					waveform
	01: Restart		invert		Always	write "0"		select
	10: Clear and	d stop	1: Invert			~ ~ ~	(U/)	0: Alarm
	11: Clear and	d start					70/	1: Melody

Note 1: MELALMC<FC1> is always read "0".

Note 2: When setting MELALMC register except <FC1:0> while the free-run counter is running, <FC1:0> is kept "01".

MELFL Register

MELFL (1332H)

	7	6	5	4	3))	2	1	0			
Bit symbol	ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0			
Read/Write		R/W									
Reset State	0	(0	0	0	0	0	0	0			
Function	•	Setting melody frequency (Lower 8 bits)									

MELFH Register

MELFH (1333H)

	(7)	6	5 ((3	2	1	0		
Bit symbol	MELON			/	ML11	ML10	ML9	ML8		
Read/Write	R/W				R/W					
Reset State	0				0	0	0	0		
	Control melody counter 0: Stop and clear 1: Start		\Rightarrow		Setting melody frequency (Upper 4 bits)					

ALMINT Register

ALMINT (1334H)

	7	6	5	4	3	2	1	0	
Bit symbol			-	IALM4E	IALM3E	IALM2E	IALM1E	IALM0E	
Read/Write			R/W	R/W					
Reset State			0	0	0	0	0	0	
Function			Always write "0"	1: Interrupt enable for INTALM4 to INTALM0					

3.15.3 Operational description

3.15.3.1 Melody Generator

The Melody function generates signals of any frequency (4 Hz to 5461 Hz) based on a low-speed clock (32.768 kHz) and outputs the signals from the MLDALM pin.

The melody tone can easily be heard by connecting an external loud speaker.

(Operation)

MELALMC<MELALM> must first be set as 1 in order to select the melody waveform to be output from MLDALM. The melody output frequency must then be set to 12-bit registers MELFH and MELFL.

The following are examples of settings and calculations of melody output frequency.

(Formula for calculating melody waveform frequency)

at fs = 32.768 [kHz]

Melody output waveform

 f_{MLD} [Hz] = 32768/(2 × N + 4)

Setting value for melody

 $N = (16384/f_{MLD}) - 2$

(Note: N = 1 to 4095 (001H to FFFH), 0 is not acceptable.)

(Example program)

When outputting an "A" musical note (440 Hz)

LD (MELALMC), -- X X X X X 1 B

; Select melody waveform

LD (MELFL), 23H

N = 16384/440 - 2 = 35.2 = 023H

LD (MELFH), 80H

; Start to generate waveform

Reference) Basic musical scale setting table

Scale	Frequency [Hz]	Register Value: N
С	264	03CH
D //	297	035H
E ((//) 330	030H
F	352	02DH
G	396	027H
A	440	023H
В	495	01FH
C	528	01DH

3.15.3.2 Alarm Generator

The alarm function generates eight kinds of alarm waveform having a modulation frequency of 4096 Hz determined by the low-speed clock (32.768 kHz). This waveform is reversible by setting a value to a register.

The alarm tone can easily be heard by connecting an external loud speaker.

Five kinds of fixed cycle (interrupts can be generated 1 Hz, 2 Hz, 64 Hz, 512 Hz, 8 192 Hz) by using a counter which is used for the alarm generator.

(Operation)

MELALMC<MELALM> must first be set as 0 in order to select the alarm waveform to be output from MLDALMC. The "10" must be set on the MELALMC <FC1:0> register, and clear internal counter. Alarm pattern must then be set on the 8-bit register of ALM. If it is inverted output data, set <ALMINV> as invert.

Then set the MELAMC<FC1:0> to "11" to start the free-run counter.

To stop the alarm output, write "00H" to the ALM register.

The following are examples of program, setting value of alarm pattern and waveform of each setting value.

(Setting value of alarm pattern)

~ 1	
Setting Value for ALM Register	Alarm Waveform
00H	Write "0"
01H	AL1 pattern
02H	AL2 pattern
04H	AL3 pattern
08H	AL4 pattern
10H	AL5 pattern
20H 🔨	AL6 pattern
40H	AL7 pattern
80H	AL8 pattern
Others	Undefined
	(Do not set)


(Example program)

When outputting AL2 pattern (31.25 ms/8 times/1 s)

LD (MELALMC), 80H ; Clear counter, set output alarm waveform

LD (ALM), 02H ; Set AL2 pattern LD (MELALMC), C0H ; Free-run counter start

Example: Waveform of alarm pattern for each setting value (Not inverted)



3.16 SDRAM Controller (SDRAMC)

The TMP92CH21 includes an SDRAM controller which supports SDRAM access by $\mathrm{CPU/LCDC}$.

The features are as follows.

(1) Support SDRAM

Data rate type: Only SDR (Single data rate) type

Bulk of memory: 16/64/128/256/512 Mbits

Number of banks: 2/4 banks Width of data bus: 16/32

Read burst length: 1 word/full page Write mode: Single/burst

(2) Initialize function

All banks precharge command 8 times auto refresh command Set the mode register command

(3) Access mode

	CPU Access	LCDC Access
Read burst length	1 word/full page selectable	Full page
Addressing mode	Sequential	Sequential
CAS latency (clock)	2	2
Write mode	Single/burst selectable	((/ /)) -

(4) Access cycle

CPU Access (Read/write)

Read cycle: 1 word– 4 states/full page – 1 state

Write cycle: Single – 3 states/burst – 1 state

Access data width: 8 bits/16 bits/32 bits

LCDC Burst Access (Read only)

Read cycle: 1 word (50 ns at $f_{SYS} = 20$ MHz) Over head: 4 states (200 ns at $f_{SYS} = 20$ MHz)

Access data width: 16 bits/32 bits

(5) Refresh cycle auto generate

Auto-refresh is generated while another area is being accessed.

Refresh interval is programmable.

Self-refresh is supported

Note 1: Display data for LCDC must be set from the head of each page.

Note 2: Condition of SDRAM's area set by CS1 or CS2 setting of memory controller.

3.16.1 Control Registers

Figure 3.16.1 shows the SDRAMC control registers. Setting these registers controls the operation of SDRAMC.

SDRAM Access Control Register 1

SDACR1 (0250H)

	7	6	5	4	3	2	1	0				
Bit symbol	-	-	SMRD	SWRC	SBST	SBL1	SBL0	SMAC				
Read/Write		R/W										
Reset State	0	0	0	0	0		0	0				
Function	Always write "0"	Always write "0"	Mode register set delay time 0: 1 clock 1: 2 clocks	Write recover time 0: 1 clock 1: 2 clocks	Burst stop command 0: Precharge all 1: Burst stop	01: Full-page write 10: 1-word re write	d e read, burst	SDRAM controller 0: Disable 1: Enable				

Note 1: Issue mode register set command after changing <SBL1:0>. Exercise care in settings when changing from "full-page read" to "1-word read". Please refer to "3:16.3 Limitations arising when using SDRAM".

SDRAM Access Control Register 2

SDACR2 (0251H)

	7	6	5	4	3 (7/2	1	0
Bit symbol				SBS	SDRS1	SDRS0	SMUXW1	SMUXW0
Read/Write				\supset		R/W		
Reset State				0	0	0	0	0
Function				Number of banks	Selecting RO size	OW address	Selecting ad multiplex typ	
			^	0: 2 banks	00: 2048 rov	vs (11 bits)	00: TypeA (A9-)	
))	1: 4 banks	01: 4096 rov	vs (12 bits)	01: TypeB (A	A10-)
				163	10: 8192 rov	vs (13 bits)	10: TypeC (A	\11-)
		$(7/\Delta)$			11: Reserve	d	11: Reserve	d

SDRAM Refresh Control Register

SDRCR (0252H)

	7	6	5	4	3	2	1	0
Bit symbol				\int_{1}^{1}	SRS2	SRS1	SRS0	SRC
Read/Write			1			R/	W	
Reset State	1				0	0	0	0
Function			\nearrow		Refresh inter 000: 47 state 001: 78 state 010: 97 state 011: 124 state	es 100: 1 es 101: 1 es 110: 2	56 states 95 states 49 states 12 states	Auto refresh 0: Disable 1: Enable

SDRAM Command Register

SDCMM (0253H)

	7	6	5	4	3	2	1	0
Bit symbol						SCMM2	SCMM1	SCMM0
Read/Write							R/W	
Reset State						_0	0	0
Function						a. Precha b. Eight A c. Mode 100: Mode R 101: Self Re	te 2) cute ation sequence arge All comm Auto Refresh of Register Set co register Set co fresh Entry co fresh Exit com	eand commands command ommand ommand

Note 1: <SCMM2:0> is automatically cleared to "000" after the specified command is issued. Before writing the next command, make sure that <SCMM2:0> is "000". In the case of the Self Refresh Entry command, however, <SCMM2:0> is not cleared to "000" by execution of this command. Thus, this register can be used as a flag for checking whether or not Self Refresh is being performed.

Note 2: The Self Refresh Exit command can only be specified while Self Refresh is being performed.



3.16.2 Operation Description

(1) Memory access control

SDRAM controller is enabled when SDACR1<SMAC> = 1. And then SDRAM control signals (\overline{SDCS} , \overline{SDRAS} , \overline{SDCAS} , \overline{SDWE} , SDLLDQM, SDLUDQM, SDULDQM, SDUUDQM, SDCLK and SDCKE) are operating during the time CPU or LCDC accesses CS1 or CS2 area.

1. Address multiplex function

In the access cycle, outputs row/column address through A0 to A15 pin. And multiplex width is decided by setting SDACR2<SMUXW0:1> of use memory size. The relation between multiplex width and Row/Column address is shown in Table 3.16.3.

		14016 3.10	. i Audiess iviu	itiplex							
		Address of SDRAM Accessing Cycle									
TMP92CH21		Row Address	6	Column Address							
Pin Name	TypeA <smuxw> "00"</smuxw>	TypeB <smuxw> "01"</smuxw>	TypeC <smuxw> "10"</smuxw>	16-Bit Data Bus Width B1CSH <bnbus> = "01"</bnbus>	32-Bit Data Bus Width B1CSH <bnbus> = "10"</bnbus>						
A0	A9	A10	A11	A1	A2						
A1	A10	A11	A12	A2(A3						
A2	A11	A12	A13	A3	A4						
А3	A12	A13	A14	(A4/ \	A5						
A4	A13	A14	A15	A5	A6						
A5	A14	A15	A16	A6	A7						
A6	A15	A16	A17	A 7	A8						
A7	A16	A17	A18	A8	A9						
A8	A17	A18	A19	A9	A10						
A9	A18	A19	A20	A10	A11						
A10	A19	A20	A21	AP *	AP *						
A11	A20	A21	A22	\rightarrow							
A12	A21	// A22	A23								
A13	A22	A23	EA24	Row a	ddress						
A14	A23	EA24	EA25								
A15	EA24	EA25	EA26								

Table 3.16.1 Address Multiplex

2. Burst length

When the CPU accesses the SDRAM, the burst length is fixed to 1-word read/single write. When the LCDC accesses the SDRAM, the burst length is fixed to full page.

SDRAM access cycle is shown in Figure 3.16.2 and Figure 3.16.3.

SDRAM access cycle number does not depend on the settings of B1CSL and B2CSL registers. In the full page burst read cycle, a mode register set cycle and a precharge cycle are automatically inserted at the beginning and end of a cycle.


(2) Instruction executing on SDRAM

The CPU can execute instructions on SDRAM. However, the following functions do not operate.

- a) Executing HALT instruction
- b) Execute instructions that write to SDCMM register

These operations must be executed by another memory such as the built-in RAM.

^{*} AP: Auto Precharge






Figure 3.16.3 Timing of CPU Write Cycle

(Structure of Data Bus: 32 bits \times 1, operand Size: 4 bytes, address: 4 n + 0)


(3) Refresh control

This LSI supports two refresh commands: auto-refresh and self-refresh.

(a) Auto-refresh

The auto-refresh command is automatically generated at intervals set by SDRCR<SRS2:0> by setting SDRCR<SRC> to "1". The generation interval can be set from between 47 to 312 states (2.4 μ s to 15.6 μ s at fSYS = 20 MHz).

CPU operation (instruction fetch and execution) stops while performing the auto-refresh command. The auto-refresh cycle is shown in Figure 3.16.4 and the auto-refresh generation interval is shown in Table 3.16.2. The Auto-Refresh function cannot be used in IDLE1 and STOP modes. In these modes, use the Self-Refresh function to be explained next.






Figure 3.16.4 Timing of Auto-Refresh Cycle

Table 3.16.2 Refresh Cycle Insertion Interval

/1	Jnit:	
(JI III.	μο

SDRCR <srs2:0></srs2:0>		Insertion	7	f _{SYS} Frequency (System clock)							
SRS2	SRS2 SRS1 SRS0		Interval (State)	6 MHz	10 MHz	12.5 MHz	15 MHz	17.5 MHz	20 MHz		
0	0	0	47	7.8	4.7	3.8	3.1	2.7	2.4		
0	0	1	78	13.0	7.8	6.2	5.2	4.5	3.9		
0	1	0	97	16.2	9.7	7.8	6.5	5.5	4.9		
0	1	1	124	20.7	12.4	9.9	8.3	7.1	6.2		
1	0	0	156	26.0	15.6	12.5	10.4	8.9	7.8		
1	0	1	195	32.5	19.5	15.6	13.0	11.1	9.8		
1	1	0	249	41.5	24.9	19.9	16.6	14.2	12.4		
1	1	1	312	52.0	31.2	25.0	20.8	17.8	15.6		

(b) Self-refresh


The self-refresh ENTRY command is generated by setting SDCMM<SCMM2:0> to "101". The self-refresh cycle is shown in Figure 3.16.5. During self-refresh Entry, refresh is performed within the SDRAM (an auto-refresh command is not needed).

The auto-refresh command is automatically executed once when self-refresh is released, following which, refresh is executed according to the setting of the auto-refresh command.

Note 1: When standby mode is released by a system reset, the I/O registers are initialized and the Self Refresh state is exited. Note that the Auto Refresh function is also disabled at this time.

Note 2: The SDRAM cannot be accessed while it is in the Self Refresh state.

Note 3: To execute the HALT instruction after the Self Refresh Entry command, insert at least 10 bytes of NOP or other instructions between the instruction to set SDCMM<SCMM2:0> to "101" and the HALT instruction.



(4) SDRAM initialize

This LSI can generate the following SDRAM initialize routine after introduction of power supply to SDRAM. The command is shown in Figure 3.16.6.

- 1. Precharge all commnad
- 2. Eight Auto Refresh commands
- 3. Mode Register set command

The above commands are issued by setting SDCMM<SCMM2:0> to "001".

While these commands are issued, the CPU operation (an instruction fetch, command execution) is halted.

Before executing the initialization sequence, appropriate port settings must be made to enable the SDRAM control signals and address signals (A0 to A15).

After the initialization sequence is completed, SDCMM<SCMM2:0> is automatically cleared to "000".




Figure 3.16.6 Timing of Initialization command

(5) Connection example

Figure 3.14.7-Figure 3.14.10 shows an example of connections between the TMP92CH21 and SDRAM $\,$

Table 3.16.3 Connection with SDRAM

						SDRAM Pin Name							
TMP92CH21	D	ata Bu	s Width	: 16 Bit	is	Data Bus Width 32 Bits							
Pin Name	16 M	64 M	128 M	256 M	512 M	_	i M oits × 2	_	M pits × 2		3 M	64 M × 32 bits	128 M × 32 bits
A0	A0	A0	A0	A0	A0	A0	A0	A0	A0 /	A0 ^	A0	A0	A0
A1	A1	A1	A1	A1	A1	A1	A1	A1 <	A1	A1	A1	A1	A1
A2	A2	A2	A2	A2	A2	A2	A2	A2	A2	A2	A2	A2	A2
A3	A3	A3	A3	A3	A3	A3	A3	A3	A3	A3	A3	A3	A3
A4	A4	A4	A4	A4	A4	A4	A4	A4	A4) A4	A4	A4	A4
A5	A5	A5	A5	A5	A5	A5	A5	A5	A5	A5	A5	A5	A5
A6	A6	A6	A6	A6	A6	A6	A6	A6	A6	A6	A6	A6.	A6
A7	A7	A7	A7	A7	A7	A7	A7	A7	A7	A7	AŽ	A7	A7
A8	A8	A8	A8	A8	A8	A8	A8 /	A8	A8	A8	A8	A8	A8
A9	A9	A9	A9	A9	A9	A9	A9 (/A9\\	A9	A9	A9	A9	A9
A10	A10	A10	A10	A10	A10	A10	A10	(A10)	A10	A10	A10 /	A10	A10
A11	BS	A11	A11	A11	A11	BS	BS	A11	A11	A11	A11	BS0	A11
A12	_	BS0	BS0	A12	A12	-	7(-/	BS0	BS0	BS0	BS0	BS1	BS0
A13	_	BS1	BS1	BS0	BS0	(/	<u> </u>	BS1	BS1	BS1	BS1	_	BS1
A14	_	-	-	BS1	BS1	-<1		_	-) –	_	-
A15	_	-	-		-	(=\)	1	_	($\langle \rangle$	_	-	_
SDCS	CS	CS	CS	CS	CS	(CS)	CS	CS	cs/	∕ ¢s	CS	CS	CS
SDUUDQM	=	=	=	=	- (/	-UDQM	\	UDQM	\'\	UDQM		DQM3	DQM3
SDULDQM	_	-	-	-	-41	LDQM		LDQM		LÓQM		DQM2	DQM2
SDLUDQM	UDQM	UDQM	UDQM	UDQM	UDQM		UDQM		UDQM		UDQM	DQM1	DQM1
SDLLDQM	LDQM	LDQM	LDQM	LDQM	LDQM		LDQM		LDQM		LDQM	DQM0	DQM0
SDRAS	RAS	RAS	RAS	RAS	(RAS)) RAS	RAS	RAS	RAS	RAS	RAS	RAS	RAS
SDCAS	CAS	CAS	CAS	CAS	CAS	CAS	CAS	CAS	CAS	CAS	CAS	CAS	CAS
SDWE	WE	WE	WE	WE	∠WE	WE	WE	WE	WE	WE	WE	WE	WE
SDCKE	CKE	CKE	CKE	CKE	CKE	CKE	CKE	CKE	CKE	CKE	CKE	CKE	CKE
SDCLK	CLK	CLK	CLK	_CLK_	_CLK	CLK	CLK	C/K	CLK	CLK	CLK	CLK	CLK
SDACR	00:	00:	01:	01:	10:	_	1:	0			0:	01:	01:
<smuxw></smuxw>	TypeA	TypeA	TypeB	TypeB	TypeC	Fyr	peB	√ Typ	oeB	Тур	oeC	TypeB	TypeB




Figure 3.16.7 Connection with SDRAM (4 M word × 16 bits)




Figure 3.16.8 Connection with SDRAM (1 M word × 16 bits × 2)




Figure 3.16.9 Connection with SDRAM (512 K word × 32 bits)

3.16.3 Limitations arising when using SDRAM

Take care to note the following points when using SDRAMC.

1. WAIT access

When using SDRAM, some limitation is added when accessing memory other than SDRAM. In WAIT-pin input setting of the Memory Controller, if the setting time is inserted as an external WAIT, set a time less than the Auto-Refresh cycle × 14 (Auto-Refresh function controlled by SDRAM controller).

2. Execution of SDRAM command before HALT instruction (SR (Self refresh)-Entry, Initialize, Mode-set)

When a SDRAM controller command (SR-Entry, Initialize and Mode-set) is issued, several states are required for execution time after the SDCMM register is set.

Therefore, when a HALT instruction is executed after the SDRAM command, please insert a NOP of more than 10 bytes or 10 other instructions before executing the HALT instruction.

3. AR (Auto-Refresh) interval time

When using SDRAM, set the system clock frequency to satisfy the minimum operation frequency for the SDRAM and minimum refresh cycle.

In a system in which SDRAM is used and the clock is geared up and down, exercise care in AR cycle for SDRAM.

When AR cycle is changed, set to disable by writing "0" to SDRCR<SRC>.

The AR cycle may also not correspond to the SDRAM A.C specification when stopping Auto-Refresh. Therefore, set Auto-Refresh cycle after adding 10 states to distibuted Auto-Refresh cycle.

(Example of calculation)

Condition:

fsys=12MHz

SDRAM specification of distributed Auto-Refresh interval time =4096times/64ms

64ms/4096times = 15.625us/1time = 187.5state/1time

187.5 - 10 = 177.5 state/less than 1 time is needed $\rightarrow 156$ state is needed

4. Self-Refresh ENTRY method

In order to prevent a conflict between a Self-Refresh ENTRY command and an Auto-Refresh, please stop Auto-Refresh once.

- A) Disable Auto Refresh before writing Self Refresh ENTRY command.
- B) Enable Auto Refresh after writing Self Refresh ENTRY command.

Because the above instruction should be executed continuously, a 16-bit instruction must be used as below.

(Example of recommended settings)

*DI

LDW (SDRCR),0000010100000010B ; Disable AR \rightarrow SR-ENTRY

LD (SDRCR),0000---1B ; Enable AR

Note: * When using SDRAM as a stack pointer, it is necessary to disable SDRAM access by, for example, a "DI" instruction.

5. Note when changing access mode


If changing access mode from "full page read" to "1 word read", execute the following program. This program must not be executed on the SDRAM.



6. "Auto Exit" problem when exiting from SDRAM Self-Refresh Mode

The SDRAM specification may not be satisfied when using the Self-Refresh function together with CPU stand-by function or changing clock, because when the CPU releases HALT mode, the Self-Refresh Auto Exit function automatically operates.

The following figure shows an example of how to avoid this problem using S/W.



^{*}The target ports to change are SDCKE pin and SDCS pin.

^{*}The method of Self-refresh Entry includes the condition 4).

^{*} SR : Self-refresh , AR : Auto-refresh

```
; *******Sample program *******
LOOP1:
         LDB
                   A, (SDCMM)
                                                  ; Check the command register clear
         ANDB
                   A, 00000111B
                   NZ, LOOP1
         LD
                   (SDRCR), 0000010100000010B ; AR stop \rightarrow SR-ENTRY
                   (SDRCR), 0000---1B
         LD
                                                    AR operation
         NOP×10
                                                    Wait for execution of self-refresh entry
         RES
                   7, (PJ)
                                                    PJ7 (SDCKE)=Low
                   (PJFC), 0-----B
                                                    PJ7=PORT
         LD
                                                     P81 (SDCS)
         SET
                   1, (P8)
         LD
                   (P8FC), -----0-B
         LD
                   (P8FC2), -----0-B
                                                    P81 = PORT
                   (SYSCR1), 00001---B
         LD
         HALT
                                                    Self-refresh Exit (Internal signal only)
         NOP
LOOP2:
         LDB
                   A, (SDCMM)
                                                     Check the command register clear
         ANDB
                   A, 00000111B
         J
                   NZ, LOOP2
        LDW
                  (SDRCR), 0000010100000010B
                                                     AR stop → SR-ENTRY Enable auto-refresh
        LD
                   (SDRCR), 0000----1B
         NOP × 10
                                                    Wait for execution of self-refresh entry
                   (SYSCR1), 00000---B
         LD
         LD
                   (PJFC), 1-----B
                                                    PJ7 = SDCKE
                   (P8FC2), -----1-B
         LD
                                                     P81 = SDCS
        LD
                   (SDCMM), 00000110B
                                                     Self-refresh Exit (command)
```

3.17 NAND-Flash Controller

3.17.1 Characteristics

The NAND-Flash controller (NDFC) is provided with dedicated pins for connecting with NAND-Flash memory. The NDFC also has an ECC calculation function for error correction. Although the NDFC has two channels (channel 0, channel 1), all pins except for Chip Enable are shared between the two channels. Only the operation of channel 0 is explained here.

The NDFC has the following features:

- 1) Controlled NAND-Flash interface by setting registers
- 2) ECC calculating circuits. (for SCL-type)


Note 1: The WP (Write Protect) pin of NAND Flash is not supported. If this function is needed, prepare it on an external circuit.

Note 2: The two channels cannot be accessed simultaneously. It is necessary to switch between the two channels.



92CH21-395

3.17.2 Block Diagram



3.17.3 Operation Description

3.17.3.1 Accessing NAND-Flash Memory

The NDFC accesses data on NAND Flash memory indirectly through its internal registers. It also contains the ECC calculating circuits. Please see 3.17.3.2 for details of the ECC. This section explains the operations for accessing the NAND Flash.

Basically, set the command in ND0FMCR and then read or write to ND0FDTR. The read cycle for ND0FDTR is completed after the external read cycle for the NAND-Flash is finished. Likewise, the write cycle for ND0FDTR is completed after the external write cycle for the NAND-Flash is finished.

1) Initialize

The initialize sequence is as follows.

- (1) ND0FSPR: Set the low pulse width.
- (2) ND0FIMR: Set 0x81 if interrupt is required.

(Release interrupt mask)

2) Write

The write sequence is as follows.

(1) ND0FMCR: Set 0x7C for ECC data reset

(2) Write 512 bytes

ND0FMCR: Set 0x9D for NDCLE signal enable and command mode.

ND0FDTR: Set 0x80 for the serial data input command.

ND0FMCR: Set 0x9E for NDALE signal enable and address mode.

ND0FDTR: Write address. Set A [7:0], A [16:9], and A [24:17]. If it is

required, set A [25].

ND0FMCR: Set 0xBC for the data mode.

ND0FDTR: Write 512 bytes data.

(3) Read ECC data

ND0FMCR: Set 0xDC for the ECC data read mode.

NDECCRD: Read 6 bytes ECC data.

First data: LPR [7:0]

Second data: LPR [15:8]

Third data: CPR [5:0], 2'b11

Fourth data: LPR [23:16]

Fifth data: LPR [31:24]

Sixth data: CPR [11:6], 2'b11

(4) Write 16-byte redundant data

ND0FMCR: Set 0x9C for the data mode without ECC calculation.

ND0FDTR: Write 16-byte redundant data.

D520: LPR [23:16]
D521: LPR [31:24]

D522: CPR [11:6], 2'b11

D525: LPR [7:0] D526: LPR [15:8]

D527: CPR [5:0], 2'b11

(5) Run page program

ND0FMCR: Set 0x9D for NDCLE signal enable and command mode.

ND0FDTR: Set 0x10 for the page program command.

ND0FMCR: Set 0x1C for NDALE signal disable.

Wait several states (e.g., "NOP" × 10)

ND0FSR: Check BUSY flag. If it is 0, go to the next.

If it is 1, wait until it becomes 0.

(6) Read status

ND0FMCR: Set 0x1D for NDCLE signal and command mode.

ND0FDTR: Set 0x70 for Status read command.

ND0FMCR: Set 0x1C for NDCLE signal disable.

ND0FDTR: Read the Status data from the NAND-Flash.

(7) Repeat 1 to 6 for all other pages if required.

3) Read

The read sequence is as follows.

(1) ND0FMCR: Set 0x7C for ECC data reset.

(2) Read 512 bytes

ND0FMCR: Set 0x1D for NDCLE signal enable and command mode.

ND0FDTR: Set 0x00 for the read command.

ND0FMCR: Set 0x1E for NDALE signal enable and address mode.

ND0FDTR: Set A [7:0], A [16:9], and A [24:17]. If it is required, set A

[25].

ND0FMCR: Set 0x1C for NDALE signal disable.

Wait several states (e.g., "NOP" × 10)

ND0FSR: Check BUSY flag. If it is 0, go to the next.

If it is 1, wait until it becomes 0.

ND0FMCR: Set 0x3C for the data mode with ECC calculation.

ND0FDTR: Read 512-byte data.

ND0FMCR: Set 0x1C for the data mode without ECC calculation.

ND0FDTR: Read 16-byte redundant data.

(3) Read ECC data

ND0FMCR: Set 0x5C for the ECC data read mode.

NDECCRD: Read 6-byte ECC data.

First data: LPR [7:0]

Second data: LPR [15:8]

Third data: (CPR [5:0], 2'b11

Fourth data: LPR [23:16]

Fifth data: LPR [31:24]

Sixth data: CPR [11:6], 2'b11

(4) Software routine:

Compare ECC data and redundant data, run the error routine if error is generated.

(5) Read other pages

ND0FMCR: Set 0x1C.

ND0FSR: Check BUSY flag. If it is 0, go to the next.

If it is 1, wait until it becomes 0.

4) ID read

The ID read sequence is as follows.

(1) ND0FMCR: Set 0x1D for NDCLE signal enable and command mode.

(2) ND0FDTR: Set 0x90 for the ID Read command.

(3) ND0FMCR: Set 0x1E for NDALE signal enable and the address mode.

(4) ND0FDTR: Set 0x00.

(5) ND0FMCR: Set 0x1C for the data mode without ECC calculation.

(6) ND0FDTR: Read Maker code.

(7) ND0FDTR: Read Device code.

3.17.3.2 ECC Control

The NDFC contains the ECC calculating circuits. The circuits are controlled by ND0FMCR. This circuit executes ECC data calculation. However, ECC comparison and error correction is not executed. This must be executed using software.

The calculated ECC data can be read from the NDECCRD register when ND0FMCR is 0xD0 (write mode) or 0x50 (read mode). This is 6-byte data, and six NDECCRD read operations are required. The order of the data is as follows.

First data: LPR [7:0]

Second data: LPR [15:8]

Third data: CPR [5:0], 2'b11

Fourth data: LPR [23:16]

Fifth data: LPR [31:24]

Sixth data: CPR [11:6], 2'b11

3.17.4 Registers

Table 3.17.1 NAND-Flash Control Registers for Channel 0

Address	Register	Register Name				
1D00H (1D00H to 1EFFH)	ND0FDTR	NAND-Flash data transfer register				
1CB0H (1CB0H to 1CB5H)	ND0ECCRD	NAND-Flash ECC-code read register				
1CC4H	ND0FMCR	NAND-Flash mode control register				
1CC8H	ND0FSR	NAND-Flash status register				
1CCCH	ND0FISR	NAND-Flash interrupt status register				
1CD0H	ND0FIMR	NAND-Flash interrupt mask register				
1CD4H	ND0FSPR	NAND-Flash strobe pulse width register				
1CD8H	ND0FRSTR	NAND-Flash reset register				

Table 3.17.2 NAND-Flash Control Registers for Channel 1


Address Register		Register Name				
1D00H (1D00H to 1EFFH)	ND1FDTR	NAND-Flash data transfer register				
1CB0H (1CB0H to 1CB5H)	ND1ECCRD	NAND-Flash ECC-code read register				
1CE4H	ND1FMCR	NAND-Flash mode control register				
1CE8H	ND1FSR	NAND-Flash status register				
1CECH	ND1FISR	NAND-Flash interrupt status register				
1CF0H	ND1FIMR	NAND-Flash interrupt mask register				
1CF4H	ND1FSPR	NAND-Flash strobe pulse width register				
1CF8H	ND1FRSTR	NAND-Flash reset register				

Table 3.17.3 NAND-Flash Control Registers

Address	Register	Register Name			
01C0H	NDCR (NAND-Flash control register			

TOSHIBA

3.17.4.1 NAND-Flash Data Transfer Register (ND0FDTR and ND1FDTR)



Bit (s)	Mnemonic	Field Name	Description
7:0	DATA	DATA	NAND-Flash data. Read: Read the data that was read from the NAND-Flash. Write: Write data to the NAND-Flash.

Note 1: This register has a 512-address window from 1D00H to 1EFFH since a NAND-Flash page size is either 256 or 512 bytes.

When the CPU reads from or writes to the NAND-Flash, and if the block transfer instruction ("LDIR" instruction) is used, the following restriction applies to the 900/H1 CPU.

[Restriction for using the block transfer instruction]


1) The source address for "LDIR" instruction should be set to (1F00H - read (or write) byte number)

Example 1) In case of 512-byte read


Example 2) In case of 16-byte read

Note 2: Both ND0FDTR and ND1FDTR are assigned to the same address. The NDCR<CHSEL> register determines which channel is accessed.

Figure 3.17.2 NAND-Flash Data Transfer Register (ND0FDTR and ND1FDTR)



3.17.4.2 NAND-Flash ECC-code Read Register (ND0ECCRD and ND1ECCRD)




Bit (s)	Mnemonic	Field Name		Description	
7:0	ECC-code	ECC-code	Read calculated ECC data.)

Note 1: Both ND0ECCRD and ND1ECCRD are assigned to the same address. The NDCR<CHSEL> register determines which channel is accessed.

Figure 3.17.3 NAND-Flash ECC-code Read Register (ND0ECCRD) and ND1ECCRD)




3.17.4.3 NAND-Flash Mode Control Register (ND0FMCR and ND1FMCR)



Bits	Mnemonic	Field Name	Description
7	WE	Write enable	Write enable (Default: 0) This bit enables the data write operation. When writing the data to the NAND-Flash, set this bit to "1". When writing command or address, this bit need not be set to "1". 0: Disable write operation 1: Enable write operation
6	ECC1	ECC control	ECC control (Default: 00) Control the ECC calculating circuits with <ce> (bit4) register. 11 (at<ce> = X): Reset ECC circuits 00 (at<ce> = 1): ECC circuits are disabled.</ce></ce></ce>
5	ECC0		01 (at <ce> = 1): ECC circuits are enabled. 10 (at<ce> = 1): Read ECC data calculated by NDFC 10 (at<ce> = 0): Read ID data</ce></ce></ce>
4	CE	Chip enable	Chip enable (Default: 0) Enable NAND-Flash access. Set "1" to this bit when accessing the NAND-Flash. 0: Disable (NDCE is High.) 1: Enable (NDCE is Low.)
3	PCNT1	Power control	Power control (Default: 00)
2	PCNT0		Always write "11"
1	ALE	Address latch enable	Address latch enable (Default: 0) This bit specifies the value of the NDALE signal. 0; Low 1: High
0	CLE	Command latch enable	Command latch enable (Default: 0) This bit specifies the value of the NDCLE signal. 0: Low 1: High

Figure 3.17.4 NAND-Flash Mode Control Register (ND0FMCR and ND1FMCR)



3.17.4.4 NAND-Flash Status Register (ND0FSR and ND1FSR)



Bits	Mnemonic	Field Name	Description
7	BUSY	BUSY	BUSY (Default: Undefined)
			This bit shows the status of the NAND-Flash. 0: Ready 1: Busy
6:0	=	=	Reserved

Note: A noise-filter for some states is built into the NDFC, so when the NDR/B pin changes, a <BUSY> flag is not renewed at the same time. Therefore, insert several delays (e.g., "NOP" instruction × 10) using software before starting this flag check.




Figure 3.17.5 NAND-Flash Status Register (ND0FSR and ND1FSR)


3.17.4.5 NAND-Flash Interrupt Status Register (ND0FISR and ND1FISR)



Bits	Mnemonic	Field Name	Description
7:1	-	_	Reserved
0	RDY	Ready	Ready (Default: 0) When NDR/B signal changes from low (BUSY) to High (READY) and NDFIMR <mrdy> is "1", this bit is set to "1". By writing "1", this bit is cleared to 0. Read: 0: None 1: Change NDR/B signal from BUSY to READY. Write: 0: No change 1: Clear to "0"</mrdy>

Figure 3.17.6 NAND-Flash Interrupt Status Register (ND0FISR and ND1FISR)


3.17.4.6 NAND-Flash Interrupt Mask Register (ND0FIMR and ND1FIMR)



Bits	Mnemonic	Field Name	Description
7	INTEN	Interrupt enable	Interrupt enable (Default: 0) When <inten> and <mrdy> are set "1" and NDFISR<rdy> becomes "1", INTNDFC occurs. 0: Disable 1: Enable</rdy></mrdy></inten>
6:1	^	_	Reserved
0	MRĎY	Mask RDY interrupt	Mask RDY interrupt (Default: 0) This bit masks the NDFISR <rdy>. If <mrdy> is "1" and NDR/B signal changes from Low to High, NDFISR<rdy> is set to "1". 0: Disable to set NDFISR<rdy> 1: Enable to set NDFISR<rdy></rdy></rdy></rdy></mrdy></rdy>

Figure 3.17.7 NAND-Flash Interrupt Mask Register (ND0FIMR and ND1FIMR)

3.17.4.7 NAND-Flash Strobe Pulse Width Register (ND0FSPR and ND1FSPR)



Bits	Mnemonic	Field Name	Description
7:4	-	-	Reserved
3:0	SPW	Strobe pulse width	Strobe pulse width (Default: 0000) These bits set the Low pulse width of the NDRE and NDWE signals. The Low pulse width is ((value set to SPW) +1) × fsys clock

Figure 3.17.8 NAND-Flash Strobe Pulse Width Register (ND0FSPR and ND1FSPR)



3.17.4.8 NAND-Flash Reset Register (ND0FRSTR and ND1FRSTR)



Bits	Mnemonic	Field Name	Description
7:1	-	=	Reserved
0	RST	Reset	Reset (Default: 0)
			By setting this bit, reset the NDFC (except NDCR <chsel> register).</chsel>
			By reset, this bit is automatically cleared to "0".
			0: Don't care
			1: Reset

Note: After writing <RST> register, several waits are required (about 10 states) before accessing the NDFC.


Figure 3.17.9 NAND-Flash Reset Register (ND0FRSTR and ND1FRSTR)

3.17.4.9 NAND-Flash Control Register (NDCR)

							$\overline{}$		
		7	6	5	4	3 ((// 2	1	0
NDCR	Bit symbol	CHSEL		#/			\int_{0}^{1}		
(01C0H)	Read/Write	R/W]](7	7			
	Reset State	0	7	Z		7			
	Function	0: Channel 0							
		1: Channel 1			^				

3.17.5 Timing Diagrams

3.17.5.1 Command and Address Cycle



3.17.5.2 Data Read Cycle

Figure 3.17.11 shows a timing chart example for a Data Read cycle from the NAND-Flash at ND0FSPR = 02H.






Figure 3.17.11 Data Read Cycle Example (ND0FSPR = 02H)

3.17.5.3 Data Write Cycle

Figure 3.17.12 shows a timing chart example for a Data Write cycle to the NAND-Flash at ND0FSPR = 02H.



3.17.6 Example of NAND-Flash Use



Note 1: By reset, both NDRE and NDWE pins become input ports (Port 71 and Port 72) And so require pull-up resistors.

Note 2: Use the NAND-Flash memory and board capacitance to set the correct value for the NDR/ \overline{B} pin pull-up resistor . 2 k Ω is a typical value.

Note 3: The NAND-Flash WP (write protect) pin is not supported by the TMP92CH21.

It must be provided by an external circuit if required.

Figure 3.17.13 Example of NAND-Flash Connection



3.18 16-Bit Timer/Event Counters (TMRB0)

The TMP92CH21 incorporates one multifunctional 16-bit timer/event counter (TMRB0) which has the following operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode

The timer/event counter consists of a 16-bit up counter, two 16-bit timer registers (one of them with a double buffer structure), a 16-bit capture register, two comparators, a capture input controller, a timer flip-flop and a control circuit.

The timer/event counter is controlled by an 11-byte control SFR.

This chapter includes the following sections:

- 3.18.1 Block Diagrams
- 3.18.2 Operation of Each Block
- 3.18.3 SFRs
- 3.18.4 Operation in Each Mode
 - (1) 16-bit interval timer mode
 - (2) 16-bit programmable pulse generation (PPG) output mode

Table 3.18.1 Pins and SFR of TMRB0

Spec.	Channel	TMRB0		
External	External clock/capture trigger input pins	None		
pins	Timer flip-flop output pins	TB0OUT0 (also used as PC2)		
	Timer run register	TB0RUN (1180H)		
	Timer mode register	TB0MOD (1182H)		
~//	Timer flip-flop control register	TB0FFCR (1183H)		
		TB0RG0L (1188H)		
SFR	Timer register	TB0RG0H (1189H)		
(Address)	Time register	TB0RG1L (118AH)		
	\bigcap	TB0RG1H (118BH)		
	41	TB0CP0L (118CH)		
)	Capture register	TB0CP0H (118DH)		
$\langle \rangle$	Captule legister	TB0CP1L (118EH)		
		TB0CP1H (118FH)		




Figure 3.18.1 Block Diagram of TMRB0

3.18.2 Operation of Each Block

(1) Prescaler

The 5-bit prescaler generates the source clock for timer 0. The prescaler clock (ϕ T0) is a divided clock (divided by 8) from the f_{FPH}.

This prescaler can be started or stopped using TB0RUN<TB0PRUN>. Counting starts when <TB0PRUN> is set to 1; the prescaler is cleared to 0 and stops operation when <TB0PRUN> is cleared to 0.

Table 3.16.2 Trescaler Glock Nesolitation								
System clock selection SYSCR1	Clock gear selection SYSCR1	_	Timer counter input clock TMRB prescaler TB0MOD <tb0clk1:0></tb0clk1:0>					
<sysck></sysck>	<gear2:0></gear2:0>		φT1(1/2)	φT4(1/8)	φT16(1/32)			
1 (fs)	_		fs/16	fs/64	fs/256			
	000 (1/1)		fc/16)) fc/64	fc/256			
	001 (1/2)	1/8	fc/32	fc/128	fc/512			
0 (fc)	010 (1/4)	1/0	fc/64	fc/256	fc/1024			
	011 (1/8)		fc/128	fc/512 (fc/2048			
	100 (1/16)		fc/256	fc/1024	fc/4096			

Table 3.18.2 Prescaler Clock Resolution

(2) Up counter (UC10)

UC10 is a 16-bit binary counter which counts up pulses input from the clock specified by TB0MOD<TB0CLK1:0>.

Any one of the prescaler internal clocks $\phi T1$, $\phi T4$ and $\phi T16$ can be selected as the input clock. Counting or stopping and clearing of the counter is controlled by TB0RUN<TB0RUN>.

When clearing is enabled, the up counter UC10 will be cleared to 0 each time its value matches the value in the timer register TB0RG1H/L. If clearing is disabled, the counter operates as a free-running counter.

Clearing can be enabled or disabled using TB0MOD<TB0CLE>.

A timer overflow interrupt (INTTBOF0) is generated when UC10 overflow occurs.

(3) Timer registers (TB0RG0H/L and TB0RG1H/L)

These 16-bit registers are used to set the interval time. When the value in the up counter UC10 matches the value set in this timer register, the comparator match detect signal will go active.

Setting data for both Upper and Lower timer registers is always needed. For example, either using a 2-byte data transfer instruction or using a 1-byte data transfer instruction twice for the lower 8 bits and upper 8 bits in order.

The TB0RG0H/L timer register has a double-buffer structure, which is paired with a register buffer. The value set in TB0RUN<TB0RDE> determines whether the double-buffer structure is enabled or disabled: it is disabled when <TB0RDE> = 0, and enabled when <TB0RDE> = 1.


When the double buffer is enabled, data is transferred from the register buffer to the timer register when the values in the up counter (UC10) and the timer register TB0RG1H/L match.

After a reset, TB0RG0H/L and TB0RG1H/L are undefined. If the 16-bit timer is to be used after a reset, data should be written to it beforehand.

On a reset <TB0RDE> is initialized to 0, disabling the double buffer. To use the double buffer, write data to the timer register, set <TB0RDE> to 1, then write data to the register buffer as shown below.

TB0RG0H/L and the register buffer both have the same memory addresses (001188H and 001189H) allocated to them. If $\langle TB0RDE \rangle = 0$, the value is written to both the timer register and the register buffer. If $\langle TB0RDE \rangle = 1$, the value is written to the register buffer only.

The addresses of the timer registers are as follows:



The timer registers are write-only registers and thus cannot be read.

(4) Capture registers (TB0CP0H/L and TB0CP1H/L)

These 16-bit registers are used to latch the values in the up counters.

All 16 bits of data in the capture registers should be read. For example, using a 2-byte data load instruction or two 1-byte data load instructions. The least significant byte is read first, followed by the most significant byte.

The addresses of the capture registers are as follows:

!	TMRB0		 	
į	TB0CF	P0H/L	TB0C	P1H/L
	Upper 8 bits (TB0CPH)	Lower 8 bits (TB0CP0L)	Upper 8 bits (TB0CP1H)	Lower 8 bits (TB0CP1L)
	00118DH	00118CH	00118FH	00118EH

The capture registers are read-only registers and thus cannot be written to.

(5) Capture input control

This circuit controls the timing to latch the value of the up counter UC10 into TB0CP0H/L and TB0CP1H/L.

The value in the up counter can be loaded into a capture register by software. Whenever 0 is programmed to TB0MOD<TB0CP0I>, the current value in the up counter is loaded into capture register TB0CP0H/L. It is necessary to keep the prescaler in run mode (i.e., TB0RUN<TB0PRUN> must be held at a value of 1).

(6) Comparators (CP10 and CP11)

CP10 and CP11 are 16-bit comparators which compare the value in the up counter UC10 with the value set in TB0RG0H/L or TB0RG1H/L respectively, in order to detect a match. If a match is detected, the comparator generates an interrupt (INTTB00 or INTTB01 respectively).

(7) Timer flip-flops (TB0FF0)

These flip-flops are inverted by the match detect signals from the comparators and the latch signals to the capture registers. Inversion can be enabled and disabled for each element using TB0FFCR<TB0C1T1, TB0C0T1, TB0E1T1 and TB0E0T1>.

After a reset the value of TB0FF0 is undefined. If "00" is programmed to TB0FFCR <TB0FF0C1:0>, TB0FF0 will be inverted. If "01" is programmed to the capture registers, the value of TB0FF0 will be set to "1". If "10" is programmed to the capture registers, the value of TB0FF0 will be cleared to "0".

The values of TB0FF0 can be output via the timer output pin TB0OUT0 (which is shared with PC6). Timer output should be specified using the port B function register.

3.18.3 SFRs

TMRB0 Run Register

TB0RUN (1180H)

	7	6	5	4	3	2	1	0
Bit symbol	TB0RDE	-			I2TB0	TB0PRUN		TB0RUN
Read/Write	R/W	R/W			R/W	R/W		R/W
Reset State	0	0			0	9		0
Function	Double buffer	Always write "0"			IDLE2 0: Stop	TMRB0 Prescaler		Up counter UC10
	0: Disable 1: Enable				1: Operate	0: Stop and on 1: Run (Cour		

→Count operation

\oldot (Stop and clear
7	Count

Note: 1, 4 and 5 of TB0RUN are read as undefined values.

Figure 3.18.2 The Registers for TMRB

TMRB0 Mode Register

TB0MOD (1182H)

Read-modify -write instruction is prohibited.

	l MRB0 Mode Register								
	7	6	5	4	3	2	1	0	
Bit symbol	-	-	TB0CP0I	TB0CPM1	TB0CPM0	TB0CLE	TB0CLK1	TB0CLK0	
Read/Write	R	W	W*			R/W			
Reset State	0	0	1	0	0	_0	0	0	
Function	Always write	"0"	Execute software capture 0: Software capture 1: Undefined	Capture timii 00: Disable 01: Reserved 10: Reserved 11: TA1OUT	d d ∸↑	Control up counter 0: Disable clearing 1: Enable clearing	TMRB0 sour 00: Reserver 01: φT1 10: φT4 11: φT16		

→TMRB0 source clock

00	Reserved	\$2
01 (φT1	^ ()
10	φ T 4	
(11)	φT16	

→ Up counter clear control

0	Disable
\ 1	Enable clearing on match with TB0RG1H/L

Capture/interrupt timing

00 /	Disable
01	Reserved
10	Reserved
11	Capture to TB0CP0H/L at rising edge of TA1OUT
	Capture to TB0CP1H/L at falling edge of TA1OUT


Software capture

- 4.1.	
	The value in the up counter is captured to TB0CP0H/L.
∕	Undefined

Figure 3.18.3 The Registers for TMRB0

TMRB0 Flip-Flop Control Register

7 6 5 4 3 2 1 0 TB0FFCR Bit symbol TB0C1T1 TB0C0T1 TB0E1T1 TB0E0T1 TB0FF0C1 TB0FF0C0 (1183H) Read/Write W* R/W Reset State 1 0 0 0 1 Always write "11". TB0FF0 inversion trigger Control TB0FF0 **Function** Read-modify 0: Disable trigger 00: Invert -write 01: Set 1: Enable trigger instruction is 10: Clear Invert when Invert when Invert when Invert when the UC value the UC value the UC value the UC value prohibited. 11: Don't care is loaded into is loaded into matches the matches the * Always read as 11. TB0CP1H/L. TB0CP0H/L. value in value in TB0RG1H/L. TB0RG0H/L



TB0RG0H/L.

0 Disable trigger

1 Enable trigger

Inverted when the UC10 value matches the value in TB0RG1H/L.

0 Disable trigger
1 Enable trigger

Inverted when the UC10 value is loaded into TB0CP0H/L

0 Disable trigger
1 Enable trigger

Inverted when the UC10 value is loaded into TB0CP1H/L.

0 Disable trigger
1 Enable trigger

Figure 3.18.4 The Registers for TMRB

TMDDA	
TMRB0	reaister

		7	6	5	4	3	2	1	0		
TB0RG0L	bit Symbol	_									
(1188H)	Read/Write				V	V					
	Reset State				Unde	fined					
TB0RG0H	bit Symbol				_	-	<				
(1189H)	Read/Write				V	V					
	Reset State				Unde	fined		(()>			
TB0RG1L	bit Symbol				_	-					
(118AH)	Read/Write				V	V	$\mathcal{L}(\mathcal{O})$	7			
	Reset State				Unde	fined	// [\\	\mathcal{I}			
TB0RG1H	bit Symbol				_	-					
(118BH)	Read/Write	W (())									
	Reset State				Unde	efined					
TB0CP0L	bit Symbol				-	- 4		<u> </u>			
(118CH)	Read/Write		W								
	Reset State			Undefined							
TB0CP0H	bit Symbol				-	<u>-(\\</u>	\Diamond				
(118DH)	Read/Write										
	Reset State				Unde	efined		3 // ,			
TB0CP1L	bit Symbol				4(/	->					
(118EH)	Read/Write					v Š					
	Reset State				Unde	efined	(7/5)				
TB0CP1H	bit Symbol				// · -	-					
(118FH)	Read/Write			()	<u> </u>	v //					
	Reset State				Unde	efined					

Note: All registers are prohibited to execute read-modify-write instruction.

Figure 3.18.5 The Registers for TMRB

3.18.4 Operation in Each Mode

(1) 16-bit interval timer mode

Generating interrupts at fixed intervals.

In this example, the interrupt INTTB01 is set to be generated at fixed intervals. The interval time is set in the timer register TB0RG1H/L.

```
5
                                      2
                                          1
TB0RUN
                              Х
                                                      Stop TMRB0.
                                                      Enable INTTB01 and set interrupt level 4. Disable INTTB00.
INTETB01
                                                      Disable the trigger.
TB0FFCR
                           0
                              0
TB0MOD
                                                      Select internal clock for input and disable the capture function.
                                         01, 10, 11)
TB0RG1H/L
                                                      Set the interval time (16 bits).
                                                      Start TMRB0.
TB0RUN
X: Don't care, -: No change
```

(2) 16-bit programmable pulse generation (PPG) output mode

Square wave pulses can be generated at any frequency and duty ratio. The output pulse may be either low active or high active.

The PPG mode is obtained by inversion of the timer flip flop TB0FF0 that is enabled by the match of the up counter UC10 with timer register TB0RG0H/L or TB0RG1H/L and is output to TB0OUT0. In this mode the following conditions must be satisfied.

(Value set in TB0RG0H/L) < (Value set in TB0RG1H/L)




Figure 3.18.6 Programmable Pulse Generation (PPG) Output Waveforms

When the TB0RG0H/L double buffer is enabled in this mode, the value of register buffer 10 will be shifted into TB0RG0H/L at match with TB0RG1H/L. This feature facilitates the handling of low duty waves.




Figure 3.18.7 Operation of Register Buffer

The following block diagram illustrates this mode.





Figure 3.18.8 Block Diagram of 16-Bit Mode

The following example shows how to set 16-bit PPG output mode:



3.19 Touch Screen Interface (TSI)

The TMP92CH21 has an interface for a 4-terminal resistor network touch screen.

This interface supports two procedures: an X/Y position measurement and touch detection.

Each procedure is executed by setting the TSI control register (TSICR0 and TSICR1) and using an internal AD converter.

3.19.1 Touch Screen Interface Module Internal/External Connection




Figure 3.19.1 External Connection of TSI




Figure 3.19.2 Internal Block Diagram of TSI

TOSHIBA

3.19.2 Touch Screen Interface (TSI) Control Register

TSI Control Register

TSICR0 (01F0H)

	7	6	5	4	3	2	1	0
Bit symbol	TSI7		PTST	TWIEN	PYEN	PXEN	MYEN	MXEN
Read/Write	R/W		R	R/W	R/W	R/W	R/W	R/W
Reset State	0		0	0	0	9	0	0
Function	0: Disable 1: Enable		Detection condition 0: no touch 1: touch	INT4 interrupt control 0: Disable 1: Enable	SPY 0:OFF 1:ON	SPX 0:OFF 1:ON	SMY 0: OFF 1: ON	SMX 0:OFF 1:ON

PXD (Internal Pull-down resistance) ON/OFF setting

<pxen></pxen>	0	1		
0	OFF	OFF		
1	ON	OFF		

Debounce Time Setting Register

TSICR1 (01F1H)

	7	6	5	4	3	2	1	0
Bit symbol	DBC7	DB1024	DB256	DB64	DB8 (// ÔB4	DB2	DB1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset State	0	0	0	> 0 //	0	0	0	0
Function	0: Disable	1024	256	64	8	4	2	1
	1: Enable	Debounce time is set by the formula " $(N \times 64 - 16)/f_{SYS}$ ".						
		"N" is the number of bits between bit6 and bit0 which are set to "1". Note2)						

Note1: Since an internal clock is used for the debounce circuit, when IDLE1, STOP mode, the de-bounce circuit don't operate and also interrupt which through this circuit is not generated. When IDLE1, STOP mode, set this circuit to disable (Write "0" to TSICR1<DBC7>) before entering HALT state.

Note2: Ex:

 $TSICR1=95H \rightarrow N = 64 + 4 + 1 = 69$



TMP92CH21

3.19.3 Touch Detection Procedure

The Touch detection procedure shows procedure until a pen is touched by the screen and it is detected.

By touching, TSI generates interrupt (INT4) and this procedure terminates. After an X/Y position measuring procedure is terminated, return to this procedure and wait for the next touch.

When the waiting state, make ON only the SPY switch ON and OFF the other 3 switches (SMY, SPX and SMX).

The pull-down resistor that is connected to the P96/INT4/PX pin is ON when the SPX switch is OFF.

During this waiting state, P96/INT4/PX pin's level is L because the internal Pull-down resistors (PXD) between the X and Y directions in the touch screen are not connected and INT4 is not generated.

When the pen touches the screen, P96/INT4/PX pin's level is H because the internal resistors between the X and Y directions in the touch screen are connected and INT4 is generated.

In order to avoid the generation of several interrupts from one touch, a debounce circuit is used, as below.

This can ignore the pulse under the time which is set to TSICR1 register.

The circuit detects the rising of signal, counts up the time of the counter which is set, after count, receive the signal internal. During counting, when the signal is set to Low, counter is cleared. And the state become to state of waiting a rising edge.





Figure 3.19.3 Block Diagram of Debounce Circuit



3.19.4 X/Y Position Measuring Procedure

During the INT4 routine, execute an X/Y position measuring procedure as below.

<X position measurement>

Make both the SPX and SMX switches ON, and the SPY and SMY switches OFF.

With this setting, an analog voltage which shows the X position will be input to the PG3/MY/AN3 pin. The X position can be measured by converting this voltage to digital code using the AD converter.

<Y position measurement>

Next, make both the SPY and SMY switches ON and the SPX and SMX switches OFF.

With this setting, an analog voltage which shows the Y position will be input to the PG2/MX/AN2 pin. The Y position can be measured by converting this voltage to digital code using the AD converter.

The above analog voltage which is inputted to AN3 or AN2 pin can be calculated as follows.

It is the ratio between the resistance value in the TMP92CH21F and the resistance value in the touch screen as shown in Figure 3.19.5.

Therefore, if the pen touches an area on the touch screen, the analog voltage will be neither $3.3\,\mathrm{V}$ nor $0.0\,\mathrm{V}$.

Please remember to take into consideration the variation in the rate of resistance.

It is also recommended that an average taken from several AD conversions be adopted as the correct code.




Figure 3.19.5 Calculation Analog Voltage

3.19.5 Flow Chart for TSI

(1) Touch detection procedure

(2) X/Y position measurement procedure

Main routine:

INT4 routine:




Figure 3.19,6 Flow Chart for TSI

3.20 I²S (Inter-IC Sound)

An I2S format compatible serial output circuit is built-in.

This product can be used in digital audio system applications by connecting LSI for sound generation (e.g., a DA converter).


This circuit has both I^2S mode and general SIO mode. But both modes have only clock output and data transmitting functions.

Figure 3.20.1 shows an outline for each mode.

Table 3.20.1 Outline for Each Mode

	I ² S mode	SIO mode		
1) Format	I ² S-format compatible	General		
	(Only master and transmitting)	(Only master and transmitting)		
2) Used pin	1. I2SCKO (Clock output)	1. I2SCKO (Clock output)		
	2. I2SDO (Clock output)	2. I2SDO (Data output)		
	3. I2SWS (Word select output)			
3) WS frequency	Selectable either fs/4 or TA1OUT			
	(TMRA1 output)	7 3 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7		
4) Baud rate (at fc = 40 MHz)	Selectable either 20, 10, 5, or 2.5 Mbps			
5) Transmittion buffer	16 bytes × 2 channels (Right, left)	32 bytes		
6) Direction of data	Selectable either MSB first or LSB first			
7) Data length	Selectable either 8 bits or 16 bits			
8) Edge of clock	Selectable either rising edge or falling edge			
9) Interrupt	INTI2S (FIFO empty interrupt)			

3.20.1 Block Diagram



3.20.2 SFR

The following tables show the SFR for I²S. This I²S is connected to the CPU by the 16-bit data bus. When the CPU accesses the SFR, use a 2-byte load instruction.

I2SCTL0 Register

I2SCTL0 (080EH)

	7	6	5	4	3	2	1	0
Bit symbol	TXE	FMT	BUSY	DIR	BIT	MCK1	MCK0	I2SWCK
Read/Write	R	W	R	R/W				
Reset State	0	0	0	0	0	0	0	0
Function	Transmit	Mode	Status	First bit	Bit number	Baud rate		WS clock
	0: Stop	0: I ² S	0: Stop	0: MSB	0: 8 bits	00: f _{SYS}	10: f _{SYS} /4	0: fs/4
	1: Start	1: SIO	1: Under	1: LSB	1: 16 bits	01: f _{SYS} /2	11: f _{SYS} /8	1: TA1OUT
			transmitting					

Note: <I2SWCK> is effective only for I²S mode.

(080FH)

	15	14	13	12	11	10	9	8
Bit symbol	I2SWLVL	EDGE	I2SFSEL	12SCLKE		<i>/ /</i>	7	SYSCKE
Read/Write		R/	W		}	\$\)\[\)\[\)\[\]	4	R/W
Reset State	0	0	0	0	/	ľ	4	0
Function	WS level	Clock edge	Select for	Clock	>		(System
	0: Low left	for data out	stereo <	enable				clock
	1: High left	0: Falling	0: Stereo	(After		$\overline{}$		0: Disable
		1: Rising	(2 channels)	transmit)	(()	7/ \		1: Enable
			1: Monaural	0: Operation		$\bigcirc)$		
			(1 channel)	1: Stop				

Note: <I2SWLVL>, <I2FSEL> and <I2SCLKE> are effective only in I²S mode.

I2SBUFR Register

I2SBUFR (0800H) Read-modifywrite instruction is prohibited

	15	14	13	12	11	10	9	8 7	6	5	4	3	2	1	0
Bit symbol	R15	R14	R13	R12	R11	R10	R9	R8 R7	R6	R5	R4	R3	R2	R1	R0
Read/Write		- (7/A) w													
Reset State		Undefined													
Function		Register for transmitting buffer (FIFO) (Right channel)													

I2SBUFL Register

I2SBUFL (0808H) Read-modifywrite instruction is prohibited


	_{>} 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit symbol	<u>L1</u> 5	/ <u>L</u> 14	L13	L12	L11	L10	L9	L8	L7	L6	L5	L4	L3	L2	L1	L0
Read/Write	((W														
Reset State	Reset State Undefined															
Function	Register for transmitting buffer (FIFO) (Left channel)															

Figure 3.20.2 I²S SFR

3.20.3 Explanation of I²S Mode

(1) Connection example

Figure 3.20.3 shows an example with external LSI.



Note: After reset, P90 to P92 are placed in a high-impedance state. Connect each pin with a pull-up or pull-down resistor as necessary.

Figure 3.20.3 Example with External LSI


(2) Procedure

A 32-byte FIFO is built-in. If the FIFO's data becomes empty, an INTI2S interrupt is generated.

In the interrupt routine, write the next transmission data to the FIFO.

The following shows a setting example and timing diagram.

(Setting example) Transmitting by I^2S mode, I2SWS = 8.192 kHz, I2SCKO = 10 MHz, synchronous with rising edge






Figure 3.20.5 Detail Timing Diagram

LSB

Bit0

(3) Notes

LSB

MSB

I2SDO pin

1) INTI2S timing

Bit6

INTI2S is generated after the last data of FIFO is loaded to the internal shifter. FIFO is now empty and it is possible to write the next data.

MSE

LSB

MSB)

2) I2SCTL0<TXE>

A transmission is started by programming "1" to the <TXE> register and stopped by writing "0".

After<TXE> is programmed "1" once, the transmission is repeated automatically from right to left in order, alternately.

If a transmission should be stopped, program "0" to <TXE> after <BUSY> changes to "0" in the INTI2S interrupt routine.

When <TXE> is programmed "0" during transmitting, transmitting stops immediately.

3) | FIFO size

A 16-byte FIFO is provided for both right and left channels. It is not necessary to use all data, but please use the even numbers (2, 4 ... 16).

4) I2SCTL0<I2SFSEL>

Write "1" to <I2SFSEL> and use the right channel FIFO for monaural.

It is not necessary to write data to the left channel FIFO. Channel transmission data is fixed at "0".

5) Address for I2SBUFR and I2SBUFL


If writing data to I2SBUFR or I2SBUFL, use "word or long word data load instruction". A "byte data load instruction" cannot be used.

The address of I2SBUFR selectable from 0800H to 0803H, and I2SBUFL is selectable from 0808H to 080BH.

3.20.4 Explanation of SIO Mode

(1) Connection example

Figure 3.20.6 shows an example with external LSI.



Note: Since P90 to P91 become high impedance by reset, connect a pull-up or pull-down resistor if necessary.

Figure 3.20.6 Example with External LSI


(2) Procedure

A 32-byte FIFO is built-in. If the FIFO's data becomes empty, an INTI2S interrupt is generated.

In the interrupt routine, write the next transmission data to the FIFO.

The following shows a setting example and timing diagram.

(Setting example) Transmitting by SIO mode, I2SCKO = 10 MHz, synchronous with rising edge (at f_{SYS} = 20 MHz)






Figure 3.20.7 Whole Timing




Figure 3.20.8 Detail Timing

(3) Notes

1) INTI2S timing

INTI2S is generated after the last data of FIFO is loaded to the internal shifter. FIFO is now empty and it is possible to write the next data.

2) I2SCTL0 <TXE>

A transmission is started by programming "1" to the <TXE> register and stopped by programming "0".

<TXE> register is cleared to "0" when <BUSY> changes from "1" to "0".

When TXE is programmed "0" during transmitting, transmitting stops immediately.

3) FIFO size

A 32-byte FIFO is provided for SIO mode. It is not necessary to use all data but please use even numbers (2, 4 ... 32).

The <BUSY> will be changed to "0" and <TXE> will be cleared to "0" automatically after transmitting all programmed data to FIFO. In case of continuous transmitting, program "1" to <TXE> after programming data to FIFO.

The number of data programmed to FIFO is counted automatically and held by programming "1" to <TXE>.

4) Address for I2SBUFR and I2SBUFL

If writing data to I2SBUFR (I2SBUFL cannot be written), use "word or long word data load instruction". A "byte data load instruction" cannot be used.

The address of I2SBUFR is selectable from 0800H to 0803H.

3.21 Boot ROM

A boot ROM is built-in to download user's boot program.

Three downloading methods are supported.

3.21.1 Operation Mode

There are 2 operation modes: MULTI mode and BOOT mode. Each mode is set according to the status of the AM1 and AM0 pins when $\overline{\text{RESET}}$ is asserted.

(1) MULTI mode: After reset, the CPU fetches and executes instructions from an

external memory.

(2) BOOT mode: After reset, the CPU fetches and executes instructions from

the internal boot ROM. A user program which executes programming to on-board memory (e.g., NOR flash) is loaded from either NAND flash, UART or USB to internal RAM, and

then branched to the internal RAM.

This operation will initiate a user program boot.

Table 3.21.2 shows an outline of boot operation.

Table 3.21.1 Operation Mode

Mode	Setting P	ins	Operation Mode				
RESET	AM1	AM0	Operation Mode				
1	0	1	MULTI	Start from external 16-bit bus memory			
/	1	0	MOLTI	Start from external 32-bit bus memory			
	1	1	BOOT (Start from internal boot ROM)				
	0	0	TEST (Disabled to set)				

Table 3.21.2 Outline of Boot Operation

Nome	Order of			Operation after		
Name	Setting	Source	(J/F)	Destination	Loading	
(a)	1\\	NAND flash	Data bus		Dronah ta	
(b)	2	PC \	UART	Internal RAM	Branch to internal RAM	
(c)	√ 3	PC	USB		internal to twi	

3.21.2 Hardware Specification for Internal Boot ROM

(1) Memory map

Figure 3.21.1 shows a memory map of BOOT mode.

An 8-Kbyte ROM is built-in and it is mapped to address 3FE000H to 3FFFFFH.

In MULTI mode, the boot ROM is not mapped and its area is mapped as an external area.




Figure 3.21.1 Memory Map of BOOT Mode

(2) Reset/interrupt address conversion circuit

A reset/interrupt vector address conversion circuit is included.

This function allows for individual reset/interrupt vector areas. For details, refer to section 3.6.5, Internal Boot ROM Control.

(3) Clearing boot ROM

After boot sequence in BOOT mode, the application system program may continue to run without reset asserting. In this case, any external memory which is mapped to address 3FE000H to 3FFFFFH cannot be accessed because the boot ROM is assigned here.


So, an internal boot ROM can be cleared by setting BROMCR<ROMLESS> to "1". For the details, refer to section 3.6.5, Internal Boot ROM Control.

3.21.3 Outline of Boot Operation

There are 3 downloading methods: NAND flash, UART and USB.

After reset, a boot program in the boot ROM operates as shown in the Figure 3.21.2 flow chart.


Internal RAM use is the same regardless of downloading method, and is shown in Figure 3 21 3



- Note 1: When USB downloading is used, a special USB device driver and application software are needed on the PC:
- Note 2: When UART downloading is used, special application software is needed on the PC.
- Note 3: (a), (b) and (c) on the flow chart show the points at which external port pins are set.

 Refer to Table 3.21.3 for details.

Figure 3.21.2 Flow Chart Outline of Internal Boot ROM



(1) Port setting

The boot program port settings are shown in Table 3.21.3, and Table 3.21.4 shows PCB design. These port settings must be carefully noted when designing an application system.

The remaining ports are not set, so they maintain their status after reset.

Table 3.21.3 Port Setting

Po	Port		I/O	Port Setting by Boot Program					
10	11	Function	1/0	(a)	(b) (//	(c)			
NAND	P71	NDRE	Output		7/10				
flash	P72	NDWE	Output						
	P75	NDR/B	Input	Set to the function pin shown	No change from (a)	No change from (a)			
	P84	ND0CE	Output	left	No change from (a)	No change nom (a)			
	PJ5	NDALE	Output		41 >>	$\mathcal{A}(\ \ \ \ \ \ \ \ \ \ \ \ \)$			
	PJ6	NDCLE	Output						
	-	D7 to D0	I/O		No change				
UART	PF0	TXD1	Output	No change to input port status after reset	No change from (a)	Set to the TXD1 output pin			
	PF1	RXD1	Input	Set to the RXD1 input pin		No change from (a)			
USB	-	D +	I/O	4(No change				
	_	D –	I/O		No Glarige				
	PC6	PUCTL	Output	No change to input port status after reset	Set to the output port pin	No change from (b)			

Table 3.21.4 How to Design PCB

D.	ort	Function	I/O		Boot Method	
	r ont		1/0	NAND flash	UART	USB
NAND	P71	NDRE	Output	Connect to NAND flash and	Not affected by UART boot.	Not affected by USB boot.
flash	P72	NDWE	Output	pull-up by 100 kΩ resistor because this pin is changed to input port by reset.	If the NAND flash is not used in the system, ensure no conflict with the I/O direction shown	in the system, ensure no conflict with the I/O direction
	P75	NDR/B	Input	Connect to NAND flash and pull-up by $2 \text{ k}\Omega$ resistor because R/B pin of NAND flash has open-drain output buffer.	left.	shown left.
	P84	ND0CE	Output	Connect to NAND flash.		
	PJ5	NDALE	Output			
	PJ6	NDCLE	Output			
	-	D7 to D0	I/O			
UART	PF0	TXD1	Output	Not affected by NAND flash	Connect to level shifter.	Not affected by USB boot.
	PF1	RXD1	Input	boot.	(Pull-up by 100 $k\Omega$ to avoid UART executing.
USB	-	D +	I/O	Not affected NAND flash boot.	Not affected by UART boot.	Connect to USB connector, add dumping resistor (27 Ω) and 1.5 k Ω pull-up which can be switched ON/OFF.
	_	D -	I/O			Connect to USB connector and add dumping resistor (27Ω) .
PC6 PUCTL		PUCTL	Output			Used to control ON/OFF pull-up resistor of D + pin. The switch should be ON by "1". As this pin changes to input port by reset, add100 k Ω pull-down.

Note 1: When booting method is either NAND flash or UART and USB is used in the system, ensure the D + pin pull-up resistor is not on in the BOOT mode.

Note 2; When booting method is USB, do not start UART application software on the PC.

Note 3: When booting method is UART, do not connect the USB connector.

(2) I/O registers setting by boot program

Table 3.21.5 shows I/O register setting by boot program.

Take particular note of these set values when using an application system program which continues to run without asserting a reset after a boot sequence is executed .

Also take note of the status of the CPU registers and internal RAM following execution of a boot sequence.

Table 3.21.5 I/O Register Setting by Boot Program


Symbol	Set Value	Set Content
WDMOD	00H	Stop watchdog timer.
WDCR	B1H	Disable watchdog timer.
SYSCR0	80H	Set system clock.
SYSCR1	00H	Set system clock.
SYSCR2	2CH	Set system clock.
PLLCR0	40H	Where USB is used for boot, set to use PLL output clock for f _{FPH} .
	00H	Where USB is not used for boot, set not to use PLL output clock for fFPH.
PLLCR1	80H	Set to PLL ON. Not affected by boot method.
INTEUSB	04H	Set USB interrupt level.
INTETC01	44H	Set INTTC interrupt level.

Note: The setting values for NAND flash, UART and USB are not shown. Set each register where these functions are used in the system.

3.21.4 Download from NAND flash

(1) Connection example

Figure 3.21.4 shows an example of NAND flash. (A 16-bit SDRAM is used as program memory).



Note 1: The values of the pull-up resistors are recommended values.

Note 2: The WP (Write protect) pin of NAND flash is not supported by the TMP92CH21. If necessary, it must be prepared on an external circuit.

Figure 3.21.4 Example of NAND Flash Connection

(2) Supported NAND flash

The boot program is designed based on SmartMediaTM physical format specification Ver1.20. Table 3.21.6 shows supported memory devices and device codes.

Table 3.21.6 Supported Memory

Memory Size [Mbyte]	NAND Flash 3.3 V Model	Masked ROM 3.3 V Model
2	Not su	pported
4	OK (E3H)	OK (D5H)
8	OK (E6H)	OK (D6H)
16	OK (73H)	OK (57H)
32	OK (75H)	OK (58H)
64	OK (76H)	OK (D9H)
128	OK (79H)	OK (DAH)

(3) Data format

The download data consists of the boot identification code (4 bytes), user program size (2 bytes) and user program (max 10 Kbytes). These should be assigned (programmed) to NAND flash as shown in Figure 3.21.5. Also program the ECC code in the redundant area of the NAND flash, the block status area and thedata status area.




Figure 3.21.5 Download Data Image

a) Boot identification code (4 bytes)

The boot program initially checks the boot identification code. If the boot characters in ASCII code are read from the first 4 bytes in page 0, block 1 of the NAND flash, the boot program will recognize the boot method as NAND flash.

	42H ("B")
	4FH ("O")
\	4FH ("O")
	54H ("T")

Figure 3.21.6 Boot Identification Code

b) User program size (2 bytes)

The program size should be programmed to the next 2 bytes. The first byte is the lower 8 bits and the second is the upper 8 bits. This size indicates only the user program size; it does not include the boot identification code (4 bytes) and user program size (2 bytes).

This must be less than or equal to 10 Kbytes. So, the maximum number is 2800H.




Figure 3.21.7 User Program Size

c) User program (max 10 Kbytes)

This refers to a user program that is loaded to internal RAM.

When creating a user program, note the following points.

• Set start address to 3000H

Beforehand, program (write) the user program to NAND flash in binary format

An example explaining how to make a binary format file is given below.

Example: How to convert from Intel Hex format file to binary format file

The following is an example of display in text editor when an Intel Hex format file is opened.

: 103000000607F100030000F201030000B1F16010B7


: 0000001FF

So, first convert the above data to binary format using the table below.

Co, mot convert the	above data to binary format doing the table by
Before (ASCII)	After (Binary)
3A	3A (Only 3A should not be converted.)
30 to 39	0 to 9
41 or 61	A
42 or 62	В
43 or 63	C
44 or 64	D
45 or 65	E
46 or 66	F
0D0A	Delete

Next, delete characters other than data

(Start mark, data number, address, record type and checksum).



(4) Error check item

The items checked by the boot program are given below.

If an error occurs in any check, the boot program will cancel downloading from NAND flash and skip to the next operation (recognizing UART or USB).

a) Supported NAND flash

The boot program reads a device code from NAND flash and checks whether it is supported or not.

- b) Boot identification code
- c) User program size

The boot program checks whether it is less than or equal to 10 Kbytes.

d) Block status area

The boot program checks whether each block is normal or not. If the block status area on first page of any block has 2-bit or more "0" data, it is an error.

e) Data status area

The boot program checks whether each data status is correct or not. If the data status area has 4-bit or more "0" data, it is an error.

f) ECC error

The boot program reads both calculated code from NDFC and ECC code in NAND flash and checks whether they are correctable or not.

g) NAND flash R/B

The boot program checks whether NDR/B pin is normal or not in each action.

If the busy status is longer than 70 [µs] at fFPH = 40 MHz, it is an error.

(5) ECC error check

a) Calculation ECC code

The NDFC (NAND flash controller) is used for calculation of ECC code.

b) ECC code correction

The boot program operates as below.

- 1. Compares both calculated ECC code from NDFC and ECC code in NAND flash.
- 2. Evaluates and corrects according to the following cases.

Case (a): No data error

 \rightarrow (OK) Next operation

Case (b): 1-bit data error

 \rightarrow (OK) Error correction

and next operation

Case (c): 2-bit or more data error

→ (Error) Termination

Case (d): ECC code 1-bit error

 \rightarrow (OK) Next operation

Case (e): ECC code 2-bit or more error→ (Error) Termination

For reference, details of calculation flow are given below.

1) Make XOR data by calculating exclusive OR after both ECC code from NDFC and NAND flash are placed to 4-byte data as below.

Lower 2 bytes: Line parity
Upper 2 bytes: Column parity

(Valid data of column parity is lower 6-bit in upper 2 bytes)

- 2) If XOR data equals "0", it will terminate normally because the ECC code is the same, but if not, they are checked as to whether they are correctable or not.
- 3) If XOR data does not have 2-bit or more "1" data, it will terminate normally because of the ECC code 1-bit error.
- 4) If the effective data (2-bit width from bit0 to bit21 in XOR data) equals either 01B or 10B, it corrects data because they are correctable.

If the effective data has either 00B or 11B, it terminates abnormally because they are not correctable.

5) Data correcting takes error line information from line parity in XOR data and error bit information from column parity and inverts the bit.

3.21.5 Download with UART

(1) Connection example

Figure 3.21.8 shows an example of UART. (A 16-bit NOR flash is used as program memory.)




Figure 3.21.8 Example of UART


(2) UART interface specification

SIO channel 1 is used to download.

The following shows the UART communication format in BOOT mode.

Before booting, the PC side must also be setup in the same way.

The default baud rate is 9600 bps, but it can be changed to other values as shown in Table 3.21.9.



(3) UART data transfer format

Table 3.21.7 to Table 3.21.12 show the supported frequency, data transfer format, baud rate modification commands, operation commands, version management information, and frequency measurement result with data storing location, respectively.

Please also refer to the description of boot program operation in the following pages.

Table 3.21.7 Supported Frequency (fosch)

-									/ / / ^			
	6.00	8.00	9.00	10.00	16.00	20.00	22.579	25.00	32.00	33.868	36.00	40.00
	MHz	MHz	MHz	MHz	MHz	MHz	MHz	MHz	MHz	MHz	MHz	MHz

Note: Internal PLL (Clock multiplier) is not used.

Table 3.21.8 Transfer Format

	Byte Number to Transfer	Transfer Data from PC to TMP92CH21	Baud Rate	Transfer Data from TMP92CH21 to
Boot	1st byte	Matching data (5AH)	9600 bps	(Frequency measurement and baud rate auto set)
ROM	Ordhota	4(OK: Echo back data (5AH)
	2nd byte	-	, The state of the	Error: Nothing transmitted
	3rd byte	-	(Version management information
	to			(Refer to Table 3.21.11)
	6th byte			
	7th byte	-		Frequency information
				(Refer to Table 3.21.12)
	8th byte	Baud rate modification command	_	1-
	9th byte	(Refer to Table 3.21.9)		OK: Echo back data
		-		Error: Error code × 3
	10th byte	User program	New	Error: Stop operation by checksum error
	to	Intel Hex format (binary)	baud rate	
	n'th – 4 byte			
	n'th – 3 byte)	OK: SUM (High)
				(Refer (6) – c)
	n'th – 2 byte	- \\		OK: SUM (Low)
	n'th – 1 byte	User program start command (C0H)		-
		(Refer to Table 3.21.10)		OK: Echo back data (C0H)
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			Error: Error code × 3
	n'th byte			
RAM	\nearrow (()	Branch to user program start address		

[&]quot;Error code × 3" means sending error code 3 times. For example, when error code is 62H,

TMP92CH21 sends 62H 3 times. (For error code, refer to (4)-b.)

Table 3.21.9 Baud Rate Modification Command

Baud Rate (bps)	9600	19200	38400	57600	115200
Modification Command	28H	18H	07H	06H	03H

Note 1:If f_{OSCH} is either 16.0, 20.0, 20.58 or 25.0 MHz, 115200 bps is not supported.

Note 2: If f_{OSCH} is 10.0 MHz, both 57600 and 115200 bps are not supported.

Note 3: If f_{OSCH} is 6.00, 8.00 or 9.00 MHz, then 38400, 57600 and 115200 bps are not supported.

Table 3.21.10 Operation Command

Operation Command	Operation
C0H	Start user program

Table 3.21.11 Version Management Information

Version Information	ASCII Code	\Diamond
FRM1	46H, 52H, 4DH, 31H	

Table 3.21.12 Frequency Measurement Result Data

					\sim \sim \sim	
fosch [MHz]	6.000	8.000	9.000	10.000	16.000	20.000
2000H (RAM storing address)	09H	OAH	08H	овн	00Н	01H
	22.579	25.000	32.000	33.868	36.000	40.000
	02H	03H	04H	05H	06H	07H

(4) Description of UART boot program operation

The boot program receives data that is sent from the PC by UART, and loads it to internal RAM.

If the transferring terminates normally, it calculates SUM and sends the result to the PC before staring to execute the user program. The starting address to execute is the address received first. This boot program enables user's own on-board programming.

- a) Operation procedure
 - 1. Connect the serial cable . Make sure to perform connection before resetting the micro controller.
 - 2. Set both AM1 and AM0 pins to "1" and reset the micro controller.
 - 3. The receive data in the first byte is the matching data. When the boot program starts, it goes to a state in which it waits for the matching data to be received. Upon receiving the matching data, it automatically adjusts the serial channels' initial baud rate to 9600 bps. The matching data is 5AH.
 - 4. The second byte is used to echo back 5AH to the PC upon completion of the automatic baud rate setting in the first byte. If the device fails in automatic baud rate setting, it goes to an idle state.
 - 5. The third through sixth bytes are used to send the boot program's version management information in ASCII code. The PC should check that the correct version of the boot program is used.

- 6. The seventh byte is used to send information of the measured frequency.

 The PC should check that the frequency of the resonator is measured correctly.
- 7. The receive data in the eighth byte is the baud rate modification data. The five kinds of baud rate modification data shown in Table 3.21.9 are available. Even when you do not change the baud rate, be sure to send the initial baud rate data (28H: 9600 bps). Baud rate modification becomes effective after the echo back transmission is completed.
- 8. The ninth byte is used to echo back the received data to the PC when the data received in the eighth byte is one of the baud rate modification data corresponding to the device's operating frequency. Then the baud rate is changed. If the received baud rate data does not correspond to the device's operating frequency, the device goes to an idle state after sending 3 bytes of baud rate modification error code (62H).
- 9. The receive data in the 10th byte through n'th 4 bytes is received as binary data in Intel Hex format. No received data is echoed back to the PC.
 - The boot program processing routine ignores the received data until it receives the start mark (3AH for ":") in Intel Hex format. Nor does it send error code to the PC. After receiving the start mark, the routine receives a range of data from the data length to checksum and writes the received data to the specified RAM addresses successively.
 - After receiving one record of data from start mark to checksum, the routine goes to a start mark waiting state again.
 - If a receive error or checksum error of Intel Hex format occurs, the device goes to an IDLE state without returning error code to the PC.
 - Because the boot program processing routine executes a SUM calculation routine upon detecting the end record, the controller should be placed in a SUM waiting state after sending the end record to the device.
- 10. The n'th 3 bytes and the n'th 2 bytes are the SUM value that is sent to the PC in order of upper byte and lower byte. For details on how to calculate the SUM, refer to "notes on SUM" in the latter pages of this manual. The SUM calculation is performed only when no write error, receive error, or Intel Hex format error has been encountered after detecting the end record. Soon after calculation of SUM, the device sends the SUM data to the PC. The PC should determine whether writing to the RAM has terminated normally depending on whether the SUM value is received after sending the end record to the device.
- 11. After sending the SUM, the device goes to a state waiting for the user program start code. If the SUM value is correct, the PC should send the user program start command to the n'th 1 byte. The user program start command is C0H.
- 12. The n'th byte is used to echo back the user program start code to the PC. After sending the echo back to the PC, the stack pointer is set to 5FFFH and the boot program jumps to the 1st address that is received as data in Intel Hex format.
- 13. If the user program start code is wrong or a receive error occurs, the device goes to an idle state after returning 3 bytes of error code to the PC.



b) Error code

The boot program sends the processing status to the PC using various codes.

The error codes are listed in the table below.

Table 3.21.13 Error Codes

Error Code	Meaning of Error Code			
62H	Baud rate modification error occurred.			
64H	Operation command error occurred.			
A1H	Framing error in received data occurred.			
АЗН	Overrun error in received data occurred			

Note 1: When a receive error occurs when receiving the user program, the device does not send the error code to the PC.


Note 2: After sending the error code, the device goes to an IDLE state.

c) Notes on SUM

1. Calculation method

SUM consists of byte + byte... + byte, the sum of which is returned in words as the result. Namely, data is read out in bytes, the sum of which is calculated, with the result returned in words.





2. Calculation data

The data from which SUM is calculated is the RAM data from the first address received to the last address received.

The received RAM write data is not the only data to be calculated for SUM. Even when the received addresses are noncontiguous and there are some unwritten areas, data in the entire memory area is calculated. The user program should not contain unwritten gaps.

- d) Notes on Intel Hex format (Binary)
 - 1. After receiving the checksum of a record, the device waits for the start mark (3AH for ":") of the next record. Therefore, the device ignores all data received between records during that time unless the data is 3AH.
 - 2. Make sure that once the PC program has finished sending the checksum of the end record, it does not send anything and waits for 2 bytes of data to be received (upper and lower bytes of SUM). This is because after receiving the checksum of the end record, the boot program calculates the SUM and returns the calculated SUM in 2 bytes to the PC.
 - 3. Writing to areas outside the device's internal RAM causes incorrect operation. Therefore, when an extended record is transmitted, be sure to set a paragraph address to 0000H.
 - 4. Always make sure the first record type is an extended record, because the initial value of the address pointer is 00H.
 - 5. The user program is assigned to the address from 3000H to 57FFH and it should be within 10 Kbytes.
 - 6. Transmit a user program not by the ASCII code but by binary. An example explaining how to make binary format file is given below.

Example: How to convert from Intel Hex format file to binary format file.

The following is an example of display in text editor where an Intel Hex format file is opened.

: 103000000607F100030000F201030000B1F16010B7

: 00000001FF


In fact, their data are as below because ASCII code is used for Intel Hex format files.

3A3130333030303030303036303746313030303333030304632303130333303030304632303130333303030303030303030303146460D0A

So, first convert the above data to binary format using the table below.

Before (ASCII)	After (Binary)			
3A	3A (Only 3A should not be converted.)			
30 to 39	0 to 9			
41 or 61	A			
42 or 62	(//) B			
43 or 63	C			
44 or 64	D			
45 or 65	Е			
46 or 66	F			
0D0A	Delete it			

The Intel Hex format and its meaning are given below.



e) Error when receiving user program

If the following errors occur in Intel Hex format when receiving the user program, the device goes to an idle state.

When the record type is not 00H, 01H, and 02H

When a checksum error occurs

f) Error between frequency measurement and baud rate

The boot program measures the resonator frequency when receiving matching data. If the error is under 3%, the boot program decides on that frequency. Since there is an overlap between the margin of 3% for 32.000 MHz and 33.868 MHz, the boundary is set at the intermediate value between the two. The baud rate is set based on the measured frequency. Each baud rate includes a set error shown in Table 3.21.14. For example, in the case of 20.000 MHz and 9600 bps, the baud rate is actually set at 9615.38 bps with an error of 0.2%. To establish communication, the sum of the baud rate set error shown in Table 3.21.14 and frequency error must be under 3%.

Table 3.21.14 Setting Error of Each Baud Rate (%)

	9600 bps	19200 bps	38400 bps	57600 bps	115200 bps
6.000 MHz	0.2	0.2	- ($(// \diamondsuit$	_
8.000 MHz	0.2	0.2			-
9.000 MHz	0.2	-0.7			_
10.000 MHz	0.2	0,2	-1.4	_	_
16.000 MHz	0.2 ((0.2	0.2	-0.8	_
20.000 MHz	0.2	0.2	0.2	1.0	_
22.579 MHz	+0.7	-0.7	-0.7	0.1	_
25.000 MHz	0.5	-0.8	0.5	0.5	_
32.000 MHz	0.2	0.2	0.2	0.7	-0.8
33.868 MHz	(// 0,3)	0.3	0.3	-0.7	-0.7
36.000 MHz	0.2	-0.7	0.2	0.2	0.2
40.000 MHz	0.2	0.2	0.2	-0.3	1.0

^{-:} Not supported



- (5) Further notes
 - a) Handshake function

The TMP92CH21 has a $\overline{\text{CTS}}\,$ pin, but boot programs do not use it.

b) RS-232C connector

When the boot program is running, do not connect or disconnect an RS-232C connector.


c) Software on PC

Special application software is needed on the PC

3.21.6 Download with USB

(1) Connection example

Figure 3.21.9 shows an example of USB. (16-bit NOR flash is used as program memory.) $\hfill \hfill \hfill$



Note 1: The values of pull-up / pull-down resistors are recommended values.

Note 2: The PC6 (KO8, LDIV) pin is assigned as PUCTL (Control to pull-up) for USB. So, note whether it is used as KO8 or LDIV.

Note 3: Pull-down resistor R2 is used only to fix the level for the flow current. If there is no ON/ OFF control by port for example, confirm operation by actual setting, and set the value to ensure the USB connection is not cut.

Figure 3.21.9 USB Connecting Example

(2) USB interface specification outline

For USB booting, make sure the oscillator is 9 MHz.


The baud rate is fixed at full speed (12 MHz).

The boot function is employed using the following 2 transfer types.

Table 3.21.15 Transfer Types Used by Boot Program

_		
	Transfer Type	Purpose
Z	Control	Used as transmitting for standard request or vendor request
-	Bulk	Used as transmitting for vendor request or user program

An outline flowchart is given below.



The vendor request command table is shown below.

Table 3.21.16 Vendor Request Command Table

Command Name	Value of Request	Outline	Notes
MICON (Microcomputer) information command	00H	Transmit microcomputer information	This is transmitted after a setup stage is terminated by bulk in transfer type.
Load starting command of user program	02H	Receive user program	Substitute size of user program to windex. The user program should be received after a setup stage is terminated by bulk out transfer type.
Transmit result command	04H	Transmit the result	This is transmitted after a setup stage is terminated by bulk in transfer type.

The data structure of setup command is shown below.

Table 3.21.17 Data Structure of Setup Command

Field Name	Value	Meaning
bmRequestType	40H	D7 0: Host to device
		D6-D5 2: Vender
		D4-D0 0: Device
bRequest	00H, 02H, 04H	00H: MICON information
		02H: Start to transmit user program
		04H: Result for user program received
wValue	00H to FFFFH	Own data number
		(Not used by boot program)
wIndex	00H to FFFFH	Size of user program
		(Used when a user program starts to be transmitted.)
wLength	0000H	Fixed

The standard request command table is shown below.

Table 3.21.18 The Standard Request Command Table

Standard Request	Response Medthod
GET_STATUS	By hardware,
CLEAR_FEATURE	automatically
SET_FEATURE	
SET_ADDRESS	
GET_DISCRIPTOR	
SET_DISCRIPTOR	Not supported
GET_CONFIGRATION	By hardware,
SET_CONFIGRATION	automatically
GET_INTERFACE	
SET_INTERFACE	
SYNCH_FRAME	Ignored

The information transmitted by GET_DISCRIPTOR is shown below.

Table 3.21.19 Information Transmitted by GET_DISCRIPTOR

Device Descriptor

Field Name	Value	Meaning
Blength	12H	18 bytes
BdescriptorType	01H	Device descriptor
BcdUSB	0110H	USB Version 1.1
BdeviceClass	00H	Device class is not used
BdeviceSubClass	00H	Sub command is not used
BdeviceProtocol	OOH	Protocol is not used
BmaxPacketSize0	40H	EP0 max packet size 64 bytes
IdVendor	0930H	Vendor ID
IdProduct (//	6504H	Product ID (0)
BcdDevice	0001H	Device version (v 0.1)
Imanufacturer	00H	Index value of string descriptor
		in which producer is shown
Iproduct	00H	Index value of string descriptor
		in which product name is shown
IserialNumber	00H	Index value of string descriptor
		in which product number is shown
BnumConfigurations	01H	Configuration is 1

Configuration Descriptor

Field Name	Value	Meaning
bLength	09H	9 bytes
bDescriptorType	02H	Configuration descriptor
wTotalLength	0020H	Total length (32 bytes) in which each descriptor of configuration descriptor, interface and endpoint is added.
bNumInterfaces	01H	Interface is 1
bConfigurationValue	01H	Configuration number 1
iConfiguration	00H	Index value of string descriptor in which this configuration name is shown (Not used).
bmAttributes	80H	Bus power
MaxPower	31H	Maximum power consumption (49 mA)

Interface Descriptor

Field Name	Value	Meaning
bLength	09H	9 bytes
bDescriptorType	04H	Interface descriptor
bInterfaceNumber	00H	Interface number 0
bAlternateSetting	00H	Alternate setting number 0
bNumEndpoints	02H	Endpoint is 2
bInterfaceClass	FFH	Specified device
bInterfaceSubClass	00H	
bInterfaceProtocol	50H	Bulk only protocol
ilinterface	00H	Index value of string descriptor in which this interface name is shown (Not used).

Endpoint Descriptor

Field Name	Value	Meaning
<endpoint 1=""></endpoint>		>
blength	07H	7 bytes
bDescriptorType	05H	Endpoint descriptor
bEndpointAddress	01H	EP1 is OUT
bmAttributes	02H	Bulk transfer
wMaxPacketSize	0040H	Payload 64 bytes
binterval	00H	(Ignored for bulk transfer)
<endpoint 2=""></endpoint>		
bLength	07H	7 bytes
bDescriptor	05H	Endpoint descriptor
bEndpointAddress	82H	EP2 is IN
bmAttributes	02H	Bulk transfer
wMaxPacketSize	0040H	Payload 64 bytes
bInterval	00H	(Ignored for bulk transfer)

The information transmitted by the MICON information command is shown below.

Table 3.21.20 Information Transmitted by MICON Information Command

Micon Information	ASCII Code
"TMP92CH21FG"	54H, 4DH, 50H, 39H, 32H, 43H, 48H, 32H, 31H, 46H, 47H, 20H, 20H, 20H, 20H

The information transmitted by the result information command is shown below.

Table 3.21.21 Information Transmitted by Result Information Command

Result	Value	Error Condition	
No error	00H		
Not received user program error	02H	When a user program is received without receiving user program starting command.	
Received except Intel Hex format error	04H	When the first data of the user program is not ": (3AH).	
Over user program size error	06H	When more than the value of windex is received.	
Received incorrect address error 08H		When the user program address is incorrect.	
		When the user program size is over 10 Kbytes	
Protocol error or other error OAH		When start or result of user program is received first. When check SUM is incorrect in Intel Hex file. When record type is incorrect in Intel Hex file. When address length is more than 2 in Intel Hex file. When end record length is not 0 in Intel Hex file.	

(3) Description of USB boot program operation

The boot program provides the following RAM loader function.

The data, which is transmitted by the PC in Intel Hex format, is loaded to the internal RAM.

After loading normally, the user program will begin to execute. The first received address is set as the starting address.

By this function, this boot program enables the user's own on-board programming.

- a. Operational procedure
 - 1. Connect the USB cable.
 - 2. Set both AM1 and AM0 pin to "1" and reset the micro controller.
 - 3. On the PC side, recognize USB connection and confirm sub information by GET_DISCRIPTOR.
 - 4. On the PC side, transmit MICON information command by vendor request and confirm MICON information data by Bulk IN after a setup stage is finished.
 - 5. The boot program prepares MICON information in ASCII code after MICON information command is received.
 - 6. On the PC side, convert user program into binary format.
 - 7. On the PC side, transmit load-starting command by vendor request and transmit user program by Bulk OUT after a setup stage is finished.
 - 8. On the PC side, wait 2 seconds and transmit load result command by vendor request. Confirm the result by bulk in after a setup stage is finished.
 - 9. The boot program prepares the result after load result command is received.
 - 10. If the result is not normal, the boot program cannot be returned normally. In this case, terminate device driver on the PC and retry from step 2.



TOSHIBA

- b. Notes on user program format (Binary)
 - 1. After receiving the checksum of a record, the device waits for the start mark (3AH for ": ") of the next record. The device therefore ignores all data received between records during that time unless the data is 3AH.
 - 2. The first record type is not needed as an address record because the initial value of the address pointer is 00H.
 - The user program is assigned to the address from 3000H to 57FFH and it should be within 10 Kbytes.
 - 4. In the user program, change the Intel Hex format file (usually ASCII code) to binary format and transfer it. The example below explains how to make a binary format file. (This is the same as with UART.) Make sure that the maximum data number of 1 record is FAH for the user program.

Example: Transfer data case of writing 16 bytes data from address 3000H by Intel Hex format file.

The following is an example of display in text editor where an Intel Hex format file is opened.

: 10300000607F100030000F201030000B1F16010B7


: 0000001FF

In fact, their data are as below because ASCII code is used for Intel Hex format files. 3A313033303030303030363037463130303033330303046323031303330303030 423146313630313042370D0A3A303030303030303146460D0A

So, first convert the above data to binary format using the table below.

Before (ASCII)	After (Binary)
3A	3A (Only 3A should not be converted.)
30 to 39	0 to 9
41 or 61	A
42 or 62	В
43 or 63	(A) c
44 or 64	D
45 or 65	E
46 or 66	((// \) F
OD0A	Delete it

The Intel Hex format and its meaning are given below.



- (4) Further notes
 - a) USB connector

When the boot program is running, do not connect or disconnect the USB connector.

b) Software on PC

Special USB device driver and application software is needed on the PC.

4. Electrical Characteristics

4.1 Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Power Supply Voltage	Vcc	-0.5 to 4.0	V
Input Voltage	V_{IN}	-0.5 to VCC + 0.5	V
Output Current	I _{OL}	2	mA
Output Current (MX, MY pin)	I _{OL}	15	mA
Output Current	I _{OH}	-2	mA mA
Output Current (PX, PY pin)	I _{OH}	-15	/)) mA
Output Current (Total)	Σ l _{OL}	80	mA
Output Current (Total)	Σ ΙΟΗ	-80) mA
Power Dissipation (Ta = 85°C)	P_{D}	600	mW
Soldering Temperature (10 s)	T _{SOLDER}	260	°C (
Storage Temperature	T _{STG}	-65 to 150	°C ⟨ /
Operation Temperature	T _{OPR}	-20 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, the device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Solderability

Test	Test condition	Note
parameter		
Solderability	(1) Use of Sn-37Pb solder Bath	Pass:
	Solder bath temperature =230°C, Dipping time = 5 seconds	solderability rate until forming ≥ 95%
	The number of times = one, Use of R-type flux	
	(2) Use of Sn-3.0Ag-0.5Cu solder bath	
	Solder bath temperature =245°C, Dipping time = 5 seconds	
\wedge	The number of times = one, Use of R-type flux	

4.2 DC Electrical Characteristics (1/2)

 $V_{CC} = 3.3 \pm 0.3 \text{V/X1} = 6 \text{ to } 40 \text{ MHz/Ta} = -20 \text{ to } 70^{\circ}\text{C}$ $V_{CC} = 2.7 - 3.6 \text{V/X1} = 6 \text{ to } 27 \text{ MHz/Ta} = -20 \text{ to } 70^{\circ}\text{C}$

Parameter	Symbol	Min	Тур.	Max	Unit	Cond	dition
Power supply voltage (DVCC = AVCC) (DVSS = AVSS = 0 V)	Vcc	3.0 2.7		3.6	V	X1 = 6 to 40 MHz X1 = 6 to 27 MHz	XT1 = 30 to 34 kHz
Input low voltage for D0 to D7 P10 to P17 (D8 to D15) P20 to P27 (D16 to D23) P30 to P37 (D24 to D31)	V _{ILO}			0.6		(7/5)	
Input low voltage for P60 to P67, P71 to P72, P75 to P76, P90, P93 to P94, PC6 to PC7, PG0 to PG3, PJ5 to PJ6, PL4 to PL7	V _{IL1}	-0.3		0.3 × V _{CC}	V)	
Input low voltage for P91 to P92, P96 to P97, PA0 to PA7, PC0 to PC3, PF0 to PF2, RESET	V _{IL2}			0.25 × V _C C			
Input low voltage for AM0 to AM1	V _{IL3}		40	0.3			
Input low voltage for X1, XT1	V _{IL4}			0.2 × V _{CC}	((7/1	
Input high voltage for D0 to D7 P10 to P17 (D8 to D15) P20 to P27 (D16 to D23) P30 to P37 (D24 to D31)	V _{IH0}	2.0					
Input high voltage for P60 to P67, P71 to P72, P75 to P76, P90, P93 to P94, PC6 to PC7, PG0 to PG3, PJ5 to PJ6, PL4 to PL7	V _{IH1}	0.7×Vcc		V _{CC} +0.3	V		
Input high voltage for P91 to P92, P96 to P97, PA0 to PA7, PC0 to PC3, PF0 to PF2, RESET	V _{IH2}	0.75 × V _{CC}		9			
Input high voltage for AM0 to AM1	V _{IH3}	V _{CC} - 0.3					
Input high voltage for X1, XT1	V _{IH4}	0.8 × V _{CC}					

DC Electrical Characteristics (2/2)

Parameter	Symbol	Min	Тур.	Max	Unit	Cond	lition
Output low voltage	V _{OL}			0.45		I _{OL} = 1.6 mA	
Output high voltage	V _{OH1}	2.4			V	I _{OH} = -400 μA	
Output high voltage	V _{OH2}	$0.9 \times V_{CC}$				I _{OH} = -20 μA	
Internal resistor (ON) MX, MY pins	IMon			30	Ω	V _{OL} = 0.2V	V _{CC} = 3.0 to 3.6 V
Internal resistor (ON) PX, PY pins	IMon			30	52	$V_{OH} = V_{CC} - 0.2V$	VCC = 3.0 to 3.0 V
Input leakage current	ILI		0.02	±5	μΑ	$0.0 \le V_{IN} \le V_{CC}$	
Output leakage current	I _{LO}		0.05	±10	μΑ	$0.2 \le V_{IN} \le V_{CC} - 0.2$	2 V
Power down voltage at STOP (for internal RAM backup)	V _{STOP}	1.8		3.6	\v\	$V_{IL2} = 0.2 \times V_{CC}$, $V_{IH2} = 0.8 \times V_{CC}$	
Pull-up resistor for RESET, PA0 to PA7	R _{RST}	00		500) P	
Programmable pull down resistor for P96	R _{KH}	80		500	kΩ		
Pin capacitance	C _{IO}			10	ρF	fc = 1 MHz	
Schmitt width for P91 to P92, P96 to P97, PA0 to PA7,PC0 to PC3, PF0 to PF2, RESET	Vтн	0.4	1.0		>	\$ Q	
NORMAL (Note 2)			33	65		$V_{CC} = 3.6 \text{ V, fc} = 40 \text{ I}$	MHz
IDLE2			16	26	mA		
IDLE1			4.3	8.7			
SLOW (Note 2)			25.2	110	(($_{\rm C} = 3.6 \text{ V},$
SLOW (Note 2)			25.2	70		Ta ≤ 50°C fs =	32 kHz
IDLE2	Icc		15.1	80//		Ta ≤ 70°C	
15222			10.1	30	μΑ)	Ta ≤ 50°C	
IDLE1))4.3	60	(m)	Ta ≤ 70°C	
			7.0	20		Ta ≤ 50°C	
STOP		(\bigcap)	0.2	50			c = 3.6 V
			0.2	15		Ta ≤ 50°C	

Note 1: Typical values are for when $Ta = 25^{\circ}C$ and VCC = 3.3 V unless otherwise noted.

Note 2: ICC measurement conditions (NORMAL, SLOW):

All functions are operational; output pins are opened and input pins are fixed. $C_L = 30 \text{ pF}$ is loaded to data and address bus.

4.3 AC Characteristics

4.3.1 Basic Bus Cycle

Read cycle

No.	Parameter	Symbol	Vari	able	40 MH=	36 MHz	27 M⊔-	Unit
NO.	r arameter	Symbol	Min	Max	40 WII 12	30 WII 12	27 1011 12	Offic
1	OSC period (X1/X2)	tosc	25	166.7	25 /	27.7	37.0	
2	System clock period (= T)	tcyc	50	333.3	50	55.5	74.0	
3	SDCLK low width	t _{CL}	0.5 T – 15		10	12.7	22	
4	SDCLK high width	tCH	0.5 T – 15		107/		22	
5-1	A0 to A23 valid \rightarrow D0 to D31	t _{AD} (3.0 V)		2.0 T – 30	70/)) 81	-	
3-1	Input at 0 waits	t _{AD} (2.7 V)		2.0 T – 35		_	113	
5-2	A0 to A23 valid → D0 to D31	t _{AD3} (3.0 V)		3.0 T – 30	120	136.5	=	
3-2	Input at 1 wait	t _{AD3} (2.7 V)		3.0 T – 35		-	187	
6-1	$\overline{\text{RD}}$ falling \rightarrow D0 to D31 Input at 0 waits	t _{RD}		1.5 7 - 30	45	53.3	81	
6-2	$\overline{\text{RD}}$ falling \rightarrow D0 to D31 Input at 1 wait	t _{RD3}		2.5 T – 30	95	108.8	155	ns
7-1	RD low width at 0 waits	t _{RR}	1.5 T – 20	$(\vee/))$	55	63.2	91	
7-2	RD low width at 1 wait	t _{RR3}	2.5 T – 20		105	118.8	/165	
8	A0 to A23 valid $\rightarrow \overline{RD}$ falling	t _{AR}	0.5 T - 20		5	7.7	// 17	
9	\overline{RD} falling $\rightarrow SDCLK$ rising	t _{RK}	0.5 T - 20		5/ (7.7	17	
10	A0 to A23 valid \rightarrow D0 to D31 hold	t _{HA}	~ (0)	\rightarrow	0	0)0	0	
11	\overline{RD} rising \rightarrow D0 to D31 hold	tHR	0		0	O	0	
12	WAIT setup time	t _{TK}	15		(/15 <	15	15	
13	WAIT hold time	tKT	5		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	5	5	
14	Data byte control access time for SRAM	tSBA		1,5 T – 30	45	53.3	81	
15	RD high width	trrh	0.5 T – 15)) 10	12.7	22	

Write cycle

No.	Parameter	Symbol	Variable Min Max	40 MHz	36 MHz	27 MHz	Unit
16-1	D0 to D31 valid → WRxx rising at 0 waits	t _{DW}	1.25T - 35	27.5	34.3	57.5	
16-2	D0 to D31 valid → WRxx rising at 1 wait	t _{DW3}	2.25T - 35	77.5	89.8	131.5	
17-1	WRxx low width at 0 waits	tww	1.25T – 30	32.5	34.3	62.5	
17-2	WRxx low width at 1 wait	tww3	2.25T - 30	82.5	89.8	136.5	
18	A0 to A23 valid $\rightarrow \overline{WR}$ falling	tAW	0.5T – 20	5	7.7	17	
19	WRxx falling → SDCLK rising	t _{WK}	> 0.5T – 20	5	7.7	17	
20	$\overline{\text{WRxx}}$ rising \rightarrow A0 to A23 hold	> t _{WA}	0.25T – 5	7.5	8.8	13.5	
21	WRxx rising → D0 to D31 hold	t _{WD}	0.25T – 5	7.5	8.8	13.5	ns
22	RD rising → D0 to D31 output	^t RDO (3.0 V)	0.5T – 5	20	22.7	=	
22	RD fishing \rightarrow D0 to D3 i output	[†] RDO (2.7 V)		-	-	30	
_ 23	Write pulse width for SRAM	tswp	1.25T – 30	32.5	39.3	62.5	
24	Data byte control to end of write for SRAM	t _{SBW}	1.25T – 30	32.5	39.3	62.5	
25	Address setup time for SRAM	t _{SAS}	0.5T – 20	5	7.7	17	
26	Write recovery time for SRAM	t _{SWR}	0.25T – 5	7.5	8.8	13.5	
27	Data setup time for SRAM	tsds	1.25T – 35	27.5	34.3	57.5	
28	Data hold time for SRAM	tSDH	0.25T – 5	7.5	8.8	13.5	


AC measuring condition

• Output: High = 0.7 VCC, Low = 0.3 VCC, $C_L = 50 \ pF$


• Input: High = 0.9 VCC, Low = 0.1 VCC

Note: The figures in the "Variable" column cover the whole VCC range (2.7 V to 3.6 V). Exceptions are shown by the VCC (min), "(3.0 V)" or "(2.7 V)", added to the "Symbol" column.

(1) Read cycle (0 waits)




Note: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.




Note: The phase relation between X1 input signal and the other signals is undefined. The above timing chart is an example.

(3) Read cycle (1 wait)



(4) Write cycle (1 wait)



4.3.2 Page ROM Read Cycle


(1) 3-2-2-2 mode

No.	Parameter	Cymbol	Vari	able	40 MH=	26 MU-	27 MHz	Linit
INO.	Parameter	Symbol	Min	Max	40 MINZ	30 IVITIZ	27 101112	Offic
1	System clock period (= T)	tcyc	50	166.7	50	55.5	74	
2	A0, A1 \rightarrow D0 to D31 input	t _{AD2}		2.0T - 50	50	<u>6</u> 1	98	
3	A2 to A23 \rightarrow D0 to D31 input	t _{AD3}		3.0T – 50	100	116.5	172	no
4	RD falling → D0 to D31 input	t _{RD3}		2.5T – 45	80	93.8	140	ns
5	A0 to A23 Invalid \rightarrow D0 to D31 hold	t _{HA}	0		0	0	0	
6	RD rising → D0 to D31 hold	t _{HR}	0	\wedge	(0//	0	0	

AC measuring condition

• Output: High = 0.7 VCC, Low = 0.3 VCC, $C_L = 50 \text{ pF}$

• Input: High = 0.9 VCC, Low = 0.1 VCC



4.3.3 SDRAM Controller AC Characteristics

No.	Parameter	Symbol	Vari	able	40 MH-	36 MHz	27 MHz	Unit
NO.	r alametei	Symbol	Min	Max	40 WII 12	30 IVII 12	27 1011 12	OTIL
1	Ref/active to ref/active command period	t _{RC}	2T		100	111	148	
2	Active to precharge command period	t _{RAS}	2T	12210	100	111	148	
3	Active to read/write command delay time	^t RCD	Т		50	55.5	74	
4	Precharge to active command period	t _{RP}	Т		50	55.5	74	
5	Active to active command period	t _{RRD}	3T		150	166.5	222	
6	Write recovery time (CL* = 2)	t _{WR}	Т		50	55.5	74	
7	Clock cycle time (CL* = 2)	tcK	Т	^	50//	55.5	74	
8	Clock high level width	tCH	0.5T – 15		10	//12.7	22	
9	Clock low level width	t _{CL}	0.5T – 15		10	12.7	22	ns
10	Access time from clock (CL* =2)	tAC		T – 30	20	25.5	44	115
11	Output data hold time	toH	0		9	0	0	
12	Data in setup time	t _{DS}	T – 35		15	20.5	39	
13	Data in hold time	t _{DH}	T – 5	<1	45	50.5	69	
14	Address setup time	tas	0.75T – 30		7.5	11,6	25.5	
15	Address hold time	t _{AH}	0.25T – 9	$(7/\triangle)$	3.5	4.8	9.5	
16	CKE setup time	tCKS	0.5T – 15	$(\mathcal{C}_{\mathcal{C}})$	10	12.7	22	
17	Command setup time	t _{CMS}	0.5T / 15		10	12.7	//22	
18	Command hold time	tCMH	0.5T - 15		10	12.7	22	
19	Mode register set cycle time	t _{RSC}			50	55.5	74	


CL*: CAS latency.

AC measuring conditions


• Output level: High = 0.7 VCC, Low = 0.3 VCC, $C_L = 50 \, pF$

• Input level: High = 0.9 VCC, Low = 0.1 VCC


(1) SDRAM read timing (CPU access or LCDC normal access)




(2) SDRAM write timing (CPU access)




(3) SDRAM burst read timing (Start of burst cycle)




(4) SDRAM burst read timing (End of burst cycle)



(5) SDRAM initialize timing



(6) SDRAM refresh timing



4.3.4 NAND Flash Controller AC Characteristics

No.	Parameter	Symbol	Varia	ble	40 MH-	36 MHz	27 MU-	Unit
INO.	Faiaillelei	Symbol	Min	Max	40 1111 12	SO IVII IZ	27 1011 12	Offic
1	NDRE low width	t _{RP}	(1 + n) T – 12		38	43.5	62	
2	NDRE data access time	t _{REA} (3.0 V)		(1 + n) T – 25	25	30.5	-	
		t _{REA} (2.7 V)		(1 + n) T – 30	-	-	44	
3	Read data hold time	tOH	0		0 (6	0	ns
4	NDWE low width	t _{WP}	(0.75 + n) T – 20		17.5	21.6	35.5	
5	Write data setup time	t _{DS}	(3.25 + n) T – 30		132.5	150.3	210.5	
6	Write data hold time	t _{DH}	0.25 T – 2	^	(10.5/	<u>11.8</u>	16.5	

AC measuring conditions

• Output level: High = 0.7 VCC, Low = 0.3 VCC, $C_L = 50 \text{ pF}$


• Input level: High = 0.9 VCC, Low = 0.1 VCC

Note 1: The "n" shown in "Variable" refers to the wait number which is set to NDnFSPR<SPW3:0> register.

Example: When NDnFSPR<SPW3:0> = "0001", $t_{RP} = (1 + n) T - 12 = 2T - 12$

Note 2: The figures in the "Variable" column cover the whole VCC range (2.7 to 3.6V).

Exceptions are shown by the VCC (min), "(3.0 V)" or "(2.7 V)", added to the "Symbol" column.




4.3.5 Serial Channel Timing

(1) SCLK input mode (I/O interface mode)

Parameter	Symbol	Varia	able	40 MH=	26 MU-	27 MHz	Linit
Parameter	Symbol	Min	Max	40 MINZ	30 IVITIZ	Z/ IVITIZ	Offic
SCLK cycle	tscy	16T		0.8	0.888	1.184	μS
Output data → SCLK rising/falling	toss	t _{SCY} /2 - 4T - 110		90	114	186	
SCLK rising/falling → Output data hold	tons	t _{SCY} /2 + 2T + 0		500	554	740	
SCLK rising/falling → Input data hold	tHSR	3 T + 10		160	175	232	ns
SCLK rising/falling → Input data valid	tSRD		t _{SCY} - 0	800	888	1184	
Input data valid → SCLK rising/falling	t _{RDS}	0	\wedge	((0/ \	0	0	

(2) SCLK output mode (I/O Interface mode)

Parameter	Symbol	Vari	able	40 MHz	36 MHz	27 MHz	Linit
Faianielei	Symbol	Min	Max	40 WII 12	30 1011 12	Z7 IVII IZ	Offic
SCLK cycle (Programmable)	tscy	16 T	8192T	0.8	0.888	1.184	μS
Output data → SCLK rising/falling	toss	t _{SCY} /2 - 40	$((//\langle))$	360	404	552	
SCLK rising/falling \rightarrow Output data hold	tons	t _{SCY} /2 - 40		360	404//)) 552	
SCLK rising/falling → Input data hold	tHSR	0 (0	9	0	ns
SCLK rising/falling → Input data valid	tSRD		t _{SCY} - 1T - 180	570	654	967	
Input data valid \rightarrow SCLK rising/falling	t _{RDS}	1 T + 180		230	233	253	




4.3.6 Interrupt Operation

Parameter	Symbol	Vari	40 MHz	36 MHz	27 MHz	Linit	
1 arameter	Symbol	Min	Max	40 WII 12	30 IVII 12	27 1011 12	Offic
INT0 to INT5 low width	t _{INTAL}	4 T + 40		240	262	336	ns
INT0 to INT5 high width	^t INTAH	4 T + 40		240	262	336	115

TOSHIBA

4.3.7 LCD Controller (SR mode)

Parameter	Symbol	Var	iable	40 MH-	36 MHz	27 MU-	Linit
raiametei	Symbol	Min	Max	40 1011 12	JO IVII IZ	27 1011 12	Offic
LCP0 clock period (= tm)	t _{CW}	2 T		100	111	148	
LCP0 high width	tcwH	0.5 tm - 12		38	43.5	62	
LCP0 low width	t _{CWL}	0.5 tm - 12		38	43.5	62	ns
Data valid → LCP0 falling	t _{DSU}	0.5 tm - 20		30	35.5	54	
LCP0 falling → Data hold	tDHD	0.5 tm - 5		45 ((50.5	69	




4.3.8 I²S Timing (I²S, SIO Mode)

Parameter	Symbol	Var	iable	40 MH=	36 MHz	27 MU-	Linit
Farameter	Symbol	Min	Max	40 1011 12	30 IVII IZ	27 1011 12	Offic
I2SCKO clock period	tCR	Ţ		50	55	74	
I2SCKO high width	t _{HB}	0.5 t _{CR} - 15		10	12	22	
I2SCKO low width	t _{LB}	0.5 t _{CR} - 15		10	12	22	ns
I2SDO, I2SWS setup time	t _{SD}	0.5 t _{CR} - 15		10	12	22	
I2SDO, I2SWS hold time	tHD	0.5 t _{CR} - 5		20	22	32	

AC measuring conditions

• Output level: High = 0.7 VCC, Low = 0.3 VCC, C_L = 10 pF




4.3.9 USB Timing (Full-speed)

 $V_{CC} = 3.3 \pm 0.3 \; \text{V/f}_{\text{USB}} = 48 \; \text{MHz/Ta} = -20 \; \text{to} \; 70 ^{\circ}\text{C}$

Parameter	Symbol	Min	Max	Unit
Rising time for D+, D-	t _R	4	20	nc
Falling time for D+, D-	t _F ~	4	20	ns
Output signal crossover voltage	V _{CRS}	1.3	2.0	V

AC measuring conditions



4.4 AD Conversion Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit
Analog reference voltage (+)	V_{REFH}	V _{CC} – 0.2	Vcc	Vcc	
Analog reference voltage (-)	V _{REFL}	V_{SS}	V _{SS}	V _{SS} + 0.2	
AD converter power supply voltage	AV _{CC}	V _{CC}	V _{CC}	V _{CC}	V
AD converter ground	AVSS	V_{SS}	V_{SS}	Vss	
Analog input voltage	AVIN	V_{REFL}		V _{REFH}	
Analog current for analog reference voltage <vrefon> = 1</vrefon>	I _{REF}		0.8	1.35	mA
Analog current for analog reference voltage <vrefon> = 0</vrefon>	IKEF		0.02	(5.0	μА
Total error (Quantize error of \pm 0.5 LSB is included.)	E _T		±1.0	±4.0	LSB

Note 1: 1LSB = (VREFH - VREFL) / 1024 [V]

Note 2: Minimum frequency for operation

AD converter operation is guaranteed only when using fc (high-frequency oscillator), fs is not guaranteed. However, operation is guaranteed if the clock frequency selected by the clock gear is over 4MHz.

Note 3: The value for lcc includes the current which flows through the AV_{CC} pin.




4.5 Recommended Oscillation Circuit


The TMP92CH21 has been evaluated by the oscillator vender below. Use this information when selecting external parts.

Note: The total load value of the oscillator is the sum of external loads (C1 and C2) and the floating load of the actual assembled board. There is a possibility of operating error when using C1 and C2 values in the table below. When designing the board, design the minimum length pattern around the oscillator. We also recommend that oscillator evaluation be carried out using the actual board.

(1) Connection example







Low-frequency oscillator

(2) TMP92CH21FG Recommended ceramic oscillator

The TMP92CH21FG recommend the high-frequency oscillators by Murata Manufacturing Co., Ltd and TDK Corporation.

Please refer to the following URL;

·Murata Manufacturing Co., Ltd

http://www.murata.com/

·TDK Corporation

http://www.tdk.co.jp/tetop01/

5. Table of Special function registers (SFRs)

The SFRs include the I/O ports and peripheral control registers allocated to the 4-Kbyte address space from 000000H to 001FFFH.

- (1) I/O Port
- (2) Interrupt control
- (3) Memory controller
- (4) MMU
- (5) Clock gear, PLL
- (6) LCD controller
- (7) Touch screen I/F
- (8) SDRAM controller
- (9) 8-bit timer
- (10) 16-bit timer

(11) UART/serial channel

(12) USB controller

(13) AD converter

(14) Watchdog timer

(15) RTC (Real time clock)

(16) Melody/alarm generator

(17) NAND flash controller

(18) I²S

Table layout

Symbol	Name	Address	7	6		(1/))
				>			→ Bit symbol → Read/Write → Initial value after reset → Remarks
				ı	^		

Note: "Prohibit RMW" in the table means that you cannot use RMW instructions on these registers.

Example: When setting bit0 only of the register P0CR, the instruction "SET 0, (PxCR)" cannot be used. The LD (transfer) instruction must be used to write all eight bits.

Read/Write

R/W: Both read and write are possible.

R: Only read is possible.
W: Only write is possible.

W*: Both read and write are possible (when this bit is read as 1)

Prohibit RMW: Read-modify-write instructions are prohibited. (The EX, ADD, ADC,

BUS, SBC, INC, DEC, AND, OR, XOR, STCF, RES, SET, CHG, TSET, RLC, RRC, RL, RR, SLA, SRA, SLL, SRL, RLD and RRD instructions are

read-modify-write instructions.)

R/W*: Read-modify-write is prohibited when controlling the pull-up resistor.

TOSHIBA

Table 5.1 I/O Register Address Map

[1] Port

Address	Name		Address	Name		Address	Name		Address	Name
0000H			0010H	P4		0020H	P8 <		0030H	PC
1H			1H			1H	P8FC2	\geq	1H	
2H			2H			2H		(2H	PCCR
3H			3H	P4FC		3H	P8FC		3H	PCFC
4H	P1		4H	P5		4H	P9 (//	/ <	4H	
5H			5H			5H	P9FC2	\cup	5H	
6H	P1CR		6H			6H	P9CR		6H	
7H	P1FC		7H	P5FC		7H	P9FC		7H	
8H	P2		8H	P6		8H	PA		8H	
9H	P2FC2		9H			9Ĥ			√9H	
AH	P2CR		АН	P6CR		AH	PACR		AH	,
ВН	P2FC		вн	P6FC		BH	PAFC		ВН	\nearrow
СН	P3		СН	P7		CH		^	CH	PF
DH			DH			DH			DH	PFFC2
EH	P3CR		EH	P7CR		EH			EH	PFCR
FH	P3FC		FH	P7FC		FH		~)) FH	PFFC
						\Diamond	(O)			
Address	Name		Address	Name		Address	Name)	Address	Name
0040H	PG		0050H	PK	>	0080H			0090H	PGDR
1H			1H			1H.	P1DR		1H	
2H			2H	$((\))$		2H	P2DR		2H	
3H			3H	PKFC		3H	P3DR		3H	PJDR
4H			(4H	PL		4H	P4DR		4H	PKDR
5H 6H			5H 6H	PLCR		5H 6H	P5DR P6DR		5H 6H	PLDR PMDR
оп 7Н			(7) ₹H		4	7H	P7DR		7Н	PIVIDR
8H			8H			8H	P8DR		8H	
9H)	9H			9H	P9DR		9H	
AH			── AH			AH	PADR		АН	
ВН			ВН	PMFC		ВН			ВН	
СН	PJ		CH		/	СН	PCDR		СН	
DH	\wedge		DH			DH			DH	

Note: Do not access un-named addresses.

EH PJCR

PJFC

ΕH

PFDR

[2] INTC


Address	Name	Address	Name	Address	Name		Address	Name
00D0H	INTE12	00E0H	Reserved	00F0H	INTE0AD		0100H	DMA0V
1H	INTE34	1H	Reserved	1H	INTETC01		1H	DMA1V
2H		2H	Reserved	2H	INTETC23		2H	DMA2V
3H		3H	INTEUSB	3H	INTETC45		3H	DMA3V
4H	INTETA01	4H	Reserved	4H	INTETC67	7	4H	DMA4V
5H	INTETA23	5H	INTALM01	5H	SIMC		5H	DMA5V
6H		6H	INTALM23	6H	IIMC		○ 6H	DMA6V
7H		7H	INTALM4	7H	INTWDT (//	√ 7H	DMA7V
8H	INTETB01	8H	INTERTC	8H	INTCLR) 8H	DMAB
9H		9H	INTEKEY	9H			9H	DMAR
AH	INTETBO0	AH	INTLCD	AH	(()>		AH	Reserved
ВН	INTES0	BH	INTE5I2S	ВН			ВН	
CH	INTES1	CH	INTEND01	CH			CH	
DH		DH	Reserved	DH			DH	
EH		EH	INTEP0	EH			EH	
FH		FH	Reserved	((FH			FH.	<u> </u>

[3] MEM	IC.		(((C	<u> </u>	[4] MMU	J
Address	Name	Address	Name		Address	Name	~	Address	
0140H	B0CSL	0150H	7(0160H	$(\langle // $)	01D0H	L
1H	B0CSH	1H	$\sqrt{}$		1H		/	1H	L

0140H	B0CSL
1H	B0CSH
2H	MAMR0
3H	MSAR0
4H	B1CSL
5H	B1CSH
6H	MAMR1
7H	MSAR1
8H	B2CSL
9H	B2CSH
AH	MAMR2
ВН	MSAR2
CH	B3CSL
DH	B3CSH
EH	MAMR3
FH	MSAR3

0150H	4
1H	
2H	
3H	
4H	$((\))$
5H	
6H	\wedge
/ / / / / / / / / / / / / / / / / / /))
8H	BEXCSL
((// 9Ĥ	BEXCSH
(AH	
ВН	\sim ((
CH	
DH	
EH	
FH	
	>

Address	Name
0160H	((// 5)
1H	
/2H	
3H.))
4H	
5H	
<	PMEMCR
THX	BROMCR
8H	
9H	
AH	
)) BH	
CH	
DH	
EH	
FH	



[5]	CGEAR,	PLI.
TOI	CGEAR,	$\Gamma L L L$

Address	Name
10E0H	SYSCR0
1H	SYSCR1
2H	SYSCR2
3H	EMCCR0
4H	EMCCR1
5H	EMCCR2
6H	Reserved
7H	
8H	PLLCR0
9H	PLLCR1
AH	
BH	
CH	
DH	
EH	
FH	

[6] LCDC1

Address	Name		Address	Name
0280H	LCDMODE0		0290H	
1H	LCDMODE1		1H	LCDRP10
2H	LCDFFP		2H	LCDRP32
3H	LCDDVM		3H	LCDRP54
4H	LCDSIZE		4H	LCDRP76
5H	LCDCTL0) → 5H	LCDGP10
6H	LCDCTL1			LCDGP32
7H	LCDSCC (//	\land	7H	LCDGP54
8H	LCDCCR0	2)	8H	LCDGP76
9H	LCDCCR1		9H	LCDBP10
AH	LCDCCR2		AH	LCDBP32
BH			BH	
CH(CH	
DH			√/ ⁄bH	
EH			EH	
((FH		(FH	/

[6] LCDC2

[6] LCDC2						
Address	Name					
02A0H	LSARAL					
1H	LSARAM					
2H	LSARAH					
3H	CMNAL					
4H	CMNAH					
5H						
6H	LSARBL					
7H	LSARBM					
8H	LSARBH					
9H	CMNBL					
AH	CMNBH					
ВН						
CH	LSARCL					
DH	LSARCM					
EH	LSARCH					
FH	$\wedge \wedge$					

Address	Name
02B0H	LCDOE00
1H	LCDOE01
2H	LCDOE02
3H	LCDOE03
4H	LCDOE04
5H	LCDOE05
6H	\wedge
/ / /))
8H	
H(// yiH	
(AH	
ВН	
CH	
DH	
EH	
FH	

Address	Name
02C0H	LCDOE10
1H	LCDOE11
/2H	LCDOE12
3H,	LCDOE13
4H	LCDOE14
5H	LCDOE15
<	
TH.	
8H)	
9H	
AH	
)) BH	
СН	
DH	
EH	
FH	

))	
Address	Name
02D0H	LCDOE20
1H	LCDOE21
2H	LCDOE22
3H	LCDOE23
4H	LCDOE24
5H	LCDOE25
6H	
7H	
8H	
9H	
AH	
ВН	
CH	
DH	
EH	
FH	

[7] TSI	[8] SDR.	[8] SDRAMC		[9] 8-bit timer			[10] 16-bit timer	
	 		1			1		

Address	Name	Address	Name	Address	Name		Address	Name
01F0H	TSICR0	0250H	SDACR1	1100H	TA01RUN		1180H	TB0RUN
1H	TSICR1	1H	SDACR2	1H			1H	
2H		2H	SDRCR	2H	TA0REG		2H	TB0MOD
3H		3H	SDCMM	3H	TA1REG		3H	TB0FFCR
4H		4H		4H	TA01MOD	7	4H	
5H		5H		5H	TA01FFCR		5H	
6H		6H		6H			○ 6H	
7H		7H		7H	~ (7)	/	7H	
8H		8H		8H	TA23RUN)) 8H	TB0RG0L
9H		9H		9H			9H	TB0RG0H
AH		AH		AH	TA2REG		AH	TB0RG1L
ВН		BH		BH	TA3REG		BH	TB0RG1H
CH		CH		CH	TA23MOD		CH	TB0CP0L
DH		DH		DH	TA3FFCR		DH	TB0CP0H
EH		EH		EH			EH	TB0CP1L
FH		FH		((FH	\wedge		FH	TB0CP1H

[11] SIO

Address	Name
1200H	SC0BUF
1H	SC0CR
2H	SC0MOD0
3H	BR0CR
4H	BR0ADD
5H	SC0MOD1
6H	
7H	SIRCR
8H	SC1BUF
9H	SC1CR
AH	SC1MOD0
ВН	BR1CR/
CH	BR1ADD
DH	SC1MOD1
EH	
ᇤ	^ ^

[12] USB controller (1/2)

Address	Name	Address	Name	Address	Name		Address	Name
0500H	Descriptor-	0780H	ENDPOINT0	0790H	EP0_STATUS		07A0H	
to	RAM	1H	ENDPOINT1	1H	EP1_STATUS		1H	EP1_SIZE_L_B
067FH	(384 bytes)	2H	ENDPOINT2	2H	EP2_STATUS		2H	EP2_SIZE_L_B
		3H	ENDPOINT3	3H	EP3_STATUS		3H	EP3_SIZE_L_B
		4H		4H		$\overline{}$	4H	
		5H		5H			5H	
		6H		6H				
		7H		7H	~ (7)	$\langle \rangle$	7H	
		8H		8H	EP0_SIZE_L_A),	8H	
		9H	EP1_MODE	9H	EP1_SIZE_L_A		9H	EP1_SIZE_H_A
		AH	EP2_MODE	AH	EP2_SIZE_L_A		AH	EP2_SIZE_H_A
		BH	EP3_MODE	ВН	EP3_SIZE_L_A		BH	EP3_SIZE_H_A
		CH		CH			ÇH	
		DH		DH			√рн	
		EH		EH			EH	
		FH		((FH/			FH.	>

Address	Name
07B0H	
1H	EP1_SIZE_H_B
2H	EP2_SIZE_H_B
3H	EP3_SIZE_H_B
4H	
5H	
6H	
7H	
8H	
9H	
AH	
BH	
CH	
DH	
EH	
FH	


Address	Name
07C0H	bmRequest Type
1H	bRequest
2H	wValue_L
<3H	wValue_H
4H.	wIndex_L
5H	wIndex_H
(6⊬	wLength_L
7H	wLength_H
⟨\ 8H	Setup Received
<i>IJ</i> 9H	Current_Config
AH	Standard Request
BH	Request
CH	DATASET1
DH	DATASET2
EÀ	USB_STATE
FH	EOP

_\\\\\					
Address	Name				
07D0H	COMMAND				
7) <u>/</u> 1H	EPx_SINGLE1				
(/))2H					
3H	EPx_BCS1				
4H					
5H					
6H	INT_Control				
7H					
8H	Standard Request Mode				
9H	Request Mode				
AH					
ВН					
CH					
DH					
EH	ID_CONTROL				
FH	ID_STATE				

[12] USB controller (2/2)

Address	Name
07E0H	Port_Status
1H	FRAME_L
2H	FRAME_H
3H	ADDRESS
4H	
5H	
6H	USBREADY
7H	
8H	Set Descriptor STALL
9H	
AH	
BH	
CH	
DH	
EH	
FH	

Address	Name	
07F0H	USBINTFR1	
1H	USBINTFR2	
2H	USBINTFR3	
3H	USBINTFR4	
4H	USBINTMR1	
5H	USBINTMR2	
6H	USBINTMR3	
7H	USBINTMR4	
8H	USBCR1	
9H		
AH		((
ВН		
CH		
DH		
EH		
FH	$((// \land)$	~



[13] 10-bit ADC

Address Address Name Name 12A0H ADREG0L 12B0H 1H ADREG0H 1H 2H ADREG1L 2H 3H ADREG1H 3Н 4H ADREG2L 4H ADREG2H 5H 5H ADREG3L 6H 7H ADREG3H 7H ADMOD0 8H Reserved 8H ADMOD1 9H Reserved 9H ADMOD2 ΑH Reserved AHBH Reserved ВН Reserved СН СН Reserved DH DH Reserved EΗ Reserved EΗ FΗ Reserved FΗ

[14] WDT

Address	Name
1300H	WDMOD
1H	WDCR
2H	^
3H	
4H	
5H	
6H	
7H	\sim (7)
8H	
9H	
AH	$\langle \langle () \rangle \rangle$
ВН	
CH	
DH	
EH	
((ғн	

[15] RTC

[16] MLD

[10] 101 C	,		[10] M112	N A
Address	Name		Address	Name
1320H	SECR		1330H	ALM(
1H	MINR		1H	MELALMC
2H	HOURR		2H	MELFL
3H	DAYR		3H	MELFH
4H	DATER		4H	ALMINT
5H	MONTHR		5H	
6H	YEARR		6H	\wedge
7H	PAGER		/ / /H))
8H	RESTR		8H	
9H			(/ / sjH	
AH			(AH	
BH)]	BH	\wedge ((
CH		/	CH	
DH			DH	
EH			> EH	
FH	$\wedge \wedge$		FH	


[17] NAND flash controller

Address	Name	Address	Name	Address	Name		Address	Name
1CC0H		1CD0H	ND0FIMR	1CE0H			1CF0H	ND1FIMR
1H		1H		1H			1H	
2H		2H		2H	^		2H	
3H		3H		3H			3H	
4H	ND0FMCR	4H	ND0FSPR	4H	ND1FMCR		4H	ND1FSPR
5H		5H		5H) > 5H	
6H		6H		6H				
7H		7H		7H	~ (7/	\land	7H	
8H	ND0FSR	8H	ND0FRSTR	8H	ND1FSR))	8H	ND1FRSTR
9H		9H		9H			9H	
AH		AH		AH	(()>		AH	
вн		ВН		ВН			BH	
CH	ND0FISR	CH		CH(ND1FISR		CH	
DH		DH		DH			√ /DH	
EH		EH		EH			EH	
FH		FH		((/FH<		(FH	/

Address	Name		Address	Name	1/	Address	Name
1D00H	ND0FDTR,		1CB0H	ND0ECCRD		01C0H	NDCR
to	ND1FDTR		to	ND1ECCRD		→ 1H	(7/6)
1EFFH			1CB5H		\nearrow	2H	$\langle \langle \rangle \rangle$
						/3H	
						4H	
			(5H.	
						6H	
				\bigcirc		7H	
						H8/	
			O/A	4	//	9H	
		\	(\bigcirc)			→ AH	
		_			/ 1	BH	
						/ CH	
			<		,	DH	
	`	\vee				EH	
4	\searrow 7					FH	

 $[18] I^2S$

Address	Name
H0080	I2SBUFR
1H	
2H	
3H	
4H	
5H	
6H	
7H	
8H	I2SBUFL
9H	
AH	
ВН	
CH	
DH	
EH	I2SCTL0
FH	



(1) I/O ports (1/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	INAITIE	Addiess	P17	P16	P15		P13	P12	P11	
P1	Port 1	0004H	P17	P16	P15	P14	P13 R/W	P12	PTT	P10
PI	Port i	0004H		D-1- (-				. ()	1 (- "O")	
			Doz		om external					Doo
DO	David O	000011	P27	P26	P25	P24	P23	P22	P21	P20
P2	Port 2	0008H					R/W	<u></u>	1	
			_		om external					_
			P37	P36	P35	P34	P33	P32	P31	P30
P3	Port 3	000CH					R/W	- (()		
					om external					
			P47	P46	P45	P44	P43 /	P42	P41	P40
P4	Port 4	0010H				F	S/W	$\langle // \rangle$		
			0	0	0	0	0	(0)	0	0
			P57	P56	P55	P54	P53	P52	P51	P50
P5	Port 5	0014H				F	R/W ()	12		
			0	0	0	0	0	0	0	0
			P67	P66	P65	P64 (P63	P62	P61	P60
P6	Port 6	0018H				₹\	R/W		1	>
				Data fr	om external			ster is cleare	ed to "0")	7
				P76	P75	/P74 /	P73	P72	P71	P70
							R/W	7 (
P7	Port 7	001CH		Data from	n external		/	Data from	external port	
		00.0			tput latch	0	0		ch register is	1
					set to "1")				o "1")	'
			D07		17.	7004	Doo		,	Doo
P8	Dort 0	002011	P87	P86	P85	P84	P83	P82)	P81	P80
Po	Port 8	0020H				-	R/W	V		
			1	1	7	^V 1	[(/	0/1	1	1
			P97	P96	P95	P94	P93 /) P92	P91	P90
P9	Port 9	0024H	F	3 4					R/W	
			Data	from	0	Data from	ovtornal	ort (Output la	atch register is	s cot to "1"\
			extern	al port	\searrow 0	Data HOIT	external po	ir (Output ia	aton register is	s set to 1)
			PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PA	Port A	0028H			/		R			
				7 ^		Data from	external por	rt		
			PC7	PC6		7	PC3	PC2	PC1	PC0
			R	W				F	R/W	
PC	Port C	0030H	Data from	n external	\	11/		Data fram		
				tput latch		21/	(0)		external port	
			register is	set to "1")		, ~ \	(Ou	•	gister is set to	5 1)
			PF7	1	444			PF2	PF1	PF0
B=	D	000011	R/W	1	7	7			R/W	
PF	Port F	003CH						Data	from externa	l port
) 1	1					tch register is	-
	-	6	X				PG3	PG2	PG1	PG0
PG	Port G	0040H					PG3	PG2		PG0
20	Port	0040H			\vee		1	Data (::-	R	
	*		, i	1 215	5 : 5	51:	D.10		external port	D 10
			PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
	/ //))				F	R/W	1	Т Т	
PJ	Port J	004CH			from					
			_ \1\		al port	1	1	1	1	1
			17	ic cot	tch register to "1")					
				19 261	0 1 /		PK3	PK2	PK1	PK0
PK	Port K	0050H					FN3		PK1 R/W	rNU
1 1	NOILIX	003011	_	$\overline{}$			0	0	1	0
 		-		DI C	Di C	DI 4			0	
			PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0
PL	Port L	0054H		5		F	R/W	ı	 	
				Data from e		- "O"	0	0	0	0
			(Outp	out latch reg	ister is set to) "U")				_
D. /	D	005011						PM2	PM1	$\overline{}$
PM	Port M	0058H							2/W	_
								1	1	

(1) I/O ports (2/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
	Port 1	0006H	•				N			
P1CR	control	(Prohibit	0	0	0	0	0	0	0	0
	register	RMW)				0: Input	1: Output			J
						0. Input	1. Guipat	1		P1F
			$\overline{}$							W
	Port 1	0007H	$\overline{}$					\mathcal{M}	De la	0/1
P1FC	function register	(Prohibit RMW)						725)		0:Port 1:Data bus (D8 to D15)
	_		P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
DOCD	Port 2	000AH				٧	v ((`) \>		
P2CR	control register	(Prohibit RMW)	0	0	0	0	0	0	0	0
	register	KIVIVV)			•	0: Input	1: Output	1		
						- T	1.40		AL.	P2F
			$\overline{}$							W
P2FC	Port 2	000BH (Prohibit	$\overline{}$			\rightarrow	Min 1		My V	0/1
PZFC	function register	RMW)						0	(1)	0:Port 1:Data bus
										(D16 to D23)
			P27F2	P26F2	P25F2	P24F2	P23F2	P22F2	P21F2	P20F2
	Port 2	0009H				V	1			
P2FC2	function	(Prohibit		0	0	0	0	700	0	0
	register2	RMW)	0	U		,	-11/	4	U	1 0
			D070	Dace A	0: CMOS		1: Open-di		D04.0	Danc
	Port 3	000EH	P37C	P36C <	P35C	P34C	P33C N	P32C	P31C	P30C
P3CR	control	(Prohibit	0	0	8	0	0))	0	0	0
	register	RMW)	0	1 (9	1)	0: Input	1: Output	U	U	0
					/	O. Input	1. Output	_	_	P3F
								\	N	
D0E0	Port 3	000FH	$\overline{}$			74	0	0	0	0/1
P3FC	function (Prohibit register RMW)		(7/			7/2		lways write '	1	0:Port 1:Data bus
			7/1	//		> , \				(D24 to D31)
	Port 4	0013H	P47F	P46F	P45F/	P44F	P43F	P42F	P41F	P40F
P4FC	function	(Prohibit	/			v	1			
	register	RMW)	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
	<u> </u>			2555	0: Por		ress bus (A0	, ,		D
	Port 5	0017H	P57F	P56F	P55F	P54F	P53F	P52F	P51F	P50F
P5FC	function	(Prohibit		\wedge	~	V				
	register	RMW)	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			1./	0: Port	1: Addr	ess bus (A8			
	Dort 6	001AH	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
P6CR	Port 6 control	(Prohibit	7 1		1	١	N	1		
7	register	RMW)	0	<u></u>	0	0	0	0	0	0
		, , , , , , , , , , , , , , , , , , ,			1	0: Input	1: Output		1	
	Port 6	001BH	P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F
P6FC	function	(Prohibit				V	V			
1 01 0	register	RMW)	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
	. 3.2.2.	,			0: Port	1: Addre	ess bus (A16	to A23)		

(1) I/O ports (3/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				P76C	P75C			P72C	P71C	
				W	W			W	W	
				0	0			0	0	
	Port 7	001EH		0: Input	0: Input			0: Input port,	0: Input port	
P7CR	control	(Prohibit		port,	port,			1: Output	1: Output	
	register	RMW)		WAIT	NDR/B			port,	port,	
	· · · · · · · · · · · · · · · · · · ·	,		1: Output	1: Output			NDWE @	NDRE @	
				port	_port,			<p72> = 0,</p72>	<p71> = 0,</p71>	
					R/W			WRLH @	WRLL @	
							11	<p72> = 1</p72>	<p71> = 0</p71>	
				P76F	P75F	P74F	P73F	P72F	P71F	P70F
	Port 7	001FH				1	W		1	Г
P7FC	function	(Prohibit		0	0	0	/(0	Y 0	0	0/1
	register	`RMW)		0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port
	-			1: WAIT	1: NDR/\overline{B} ,	1: EA25	1: EA24	1: NDWE,	1: NDRE,	1: RD
					R/W	(.,		WRLU	WRLL	>
			P87F	P86F	P85F	P84F	P83F	P82F (P81F	P80F
	D-at 0	000011					/	\leftarrow))~~	
P8FC	Port 8 function	0023H (Prohibit	0	0	0	0	0	0	(//0))	0
POFC	register	RMW)	0: Port	0: Port	0: Port,	0: Port,	0: Port	0: Port,	0: Port	0: Port
	register	IXIVIVV)	1: CSZE	1: CSZD	WRUU	WRUL	1: CS3	CSZA	1: GS1	1: CS0
					1: CSZC , ND1CE	1: CSZB , ND0CE	(1: CS2, SDCS		
			DOZEO	DOCEO					D04F0	_
			P87F2	P86F2	P85F2	P84F2	N (7)	P82F2	P81F2	_
	Port 8	0021H	0	0	4	1	- \ \ / /))		0
P8FC2	function	(Prohibit	0	0	0	0	0	// 0	0	0
1 01 02	register2	RMW)	0: <p87f> 1: SRUUB</p87f>	0: <p86f></p86f>	0: Port,	0: Port,	Always write		0: <p81f> 1: SDCS</p81f>	Always write "0"
	3	,	1: SRUUB	1: SRULB	1: WRUU ,	1: WRUL,	"0"	1: CSZA	1: 5005	-0
					ND1CE	ND0CE				
					P95C	P94C	P93C	P92C	P91C	P90C
				4				N		
			7	#	0 /	0	0	0	0	0
	Port 9	0026H			0: Output	0: Input	0:Input	0:Input	0: Input	0: Input
P9CR	control	(Prohibit	(O/c)	\	port,	port,	port,	port,	port,	port,
	register	RMW)	(())	LGOE2	LGOE1	LGOE0	SCLK0,	RXD0,	I2SCKO
				_	1:((///	1; Output	1: Output	CTS0	I2SDO	1: Output
					CLK32KO	port	port	1: I2SWS,	1: Output	port,
								SCLK0	port	TXD0
			P97F	P96F	P95F	P94F	P93F	P92F	P91F	P90F
	_		~			1	N	1	1	
	Port 9	0027H	0	0	0	0	0	0	0	0
P9FC	function	(Prohibit	0: Input port		0: Output	0: Port	0: Port	0: Port,	0: Port,	0: Port
	register	RMW)	1: INT5	1: INT4	port,	1: LGOE1	1: LGOE0	SCLK0,	RXD0	1: I2SCKO,
				1	CLK32KO			CTS0	1: I2SDO	TXD0
))			1: LGOE2			1: I2SWS, SCLK0		
		/	\rightarrow	\				SCLNU		P90FC2
		((J. D.	\neq						
	Port 9	0025H		$\langle - \rangle$						W
P9FC2	function	(Prohibit	× //			\vdash	\vdash			0
	register2	RMW)								0: CMOS 1: Open
										drain
			l		I .	I	1	1	I	uiuili

(1) I/O ports (4/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
- J				PA6C	PA5C	PA4C	PA3C			
	Port A	002AH				V				
PACR	control	(Prohibit		0	0	0	0			
	register	RMW)			Input port or	key-in				
					LD11 to LD8					
	Port A	002BH	PA7F	PA6F	PA5F	PA4F	PA3F	PA2F	PA1F	PA0F
PAFC	function	(Prohibit	_		i	V			,	·
	register	`RMW)	0	0	0	0	0	0	0	0
					0: Key-	in disable	1: Key-ir		T	
			PC7C	PC6C			PC3C	PC2C	PC1C	PC0C
			0 V	0			(0)	0	<i>N</i> 0	0
	Port C	0032H					0: Input	0: Input		
PCCR	control	(Prohibit	0: Input	0: Input port,			port,	port,	0: Input	0: Input port,
	register	RMW)	port, CSZF	KO8		1	INT3	INT2	port, INT1	INTO
			1: Output	1: Output		(,)	1: Output	1: Output	1: Output	1: Output
			port,	port,			port	port,	port,	port,
			LCP1	LDIV		((// <		TB0OUT0	TA3OUT	TA1OUT
			PC7F	PC6F		Y	PC3F	PC2F	PC1F	PC0F
	D = =1 O	000011	V	V	4	7//			W ₁ (///	
PCFC	Port C function	0033H (Prohibit	0	0	7	1	0 /	0	0	0
1010	register	RMW)	0: Port	0: 3states	40		0: Port	0: Port	0: Port	0: Port
	rogiotoi	'''	1: CSZF,	1: KO8,		, v	1: INT3	1: INT2,	1: INT1,	1: INT0,
			LCP1	LDIV		\supset	(0)	TB0OUT0	TA3OUT	TA1OUT
							THE STATE OF THE S	PF2C	PF1C	PF0C
					1	//	1		W	•
							AT.	0	0	0
								0: Input	0: Input	0: Input
	Port F	003EH)		~//	port,	port,	port,
PFCR	control	(Prohibit		$\supset \searrow$		\wedge	~	SCLK1,	RXD0,	TXD1
	register	RMW)	((,			CTS1,	RXD1,	1: Output
					<	14		SCLK0, CTS0	1: Output	port,
			(Ω)					1: Output	port	TXD0
)		~>		port,		
				/	(7/4			SCLK0		
		< </td <td>PF7F</td> <td></td> <td>T C</td> <td></td> <td></td> <td>PF2F</td> <td>PF1F</td> <td>PF0F</td>	PF7F		T C			PF2F	PF1F	PF0F
		\'\	W						W	
			<u> </u>					0	0	0
	Port F	003FH	0: Port					0: Port,	Select	0: Port
PFFC	function	(Prohibit	1: SDCKE					SCLK1,	RXD0 pin	1: TXD1,
	register	RMW)		\wedge	~			CTS1,	0: Port F1	TXD0
			^	1				SCLK0,	1: Port 91	
^		//						CTS0		
	///	<i>!)</i> .						1: SCLK0,		
		(1		#				SCLK1		DECEC
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			A P	\swarrow						PF0F2
	7	003011								W 0
PFFC2	Port F	003DH (Prohibit	17							
FFFC2	function register2	RMW)								Output buffer
	109101012									0: CMOS
										1:
								1	1	Open-drain

(1) I/O ports (5/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0	
		20.4511		PJ6C	PJ5C						
PJCR	Port J control	004EH		V	V						
PJCR	register	(Prohibit RMW)		0	0			7			
	3	,		0:Input 1	l: Output						
			PJ7F	PJ6F	PJ5F	PJ4F	PJ3F	PJ2F	PJ1F	PJ0F	
	Port J	004FH				V	V)		
PJFC	function	(Prohibit	0	0	0	0	0 ((7/0\	0	0	
	register	`RMW)	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	0: Port	
			1: SDCKE	1: NDCLE,	1: NDALE,	1:	1:	1: SDWE,	1: SDCAS,	1: SRRAS ,	
				SDUUDQM	SDULDQM	SDLUDQM	SDLLDQM	SDWR	SRLUB	SRLLB	
	D. at IX	0053H					PK3F	PK2F	PK1F	PK0F	
PKFC	Port K function	(Prohibit				#		i	V		
	register	RMW)					0	0 <	0	0	
						(07)	0: Port 1: LBCD	0: Port 1: LFR	0: Port 1: LLP	0: Port 1: LCP0	
			PL7C	PL6C	PL5C	PL4C		2	1		
51.05	Port L	0056H		V	1 (464		
PLCR	control register	(Prohibit RMW)	(Prohibit	0	0	0	0				
	. og.o.o.			0: Input	: Output			(
			PL7F	PL6F	PL5F	PL4F	PL3F	PL2F	PL1F	PL0F	
PLFC	Port L function	0057H			1(//	V	v (//	5)			
PLFC	register	(Prohibit RMW)	0	0 📈 (0	0	0	0	0	0	
	9				0: Port	1: Data bus	for LCDC (L	D7 to LD0)	•		
				40			\mathcal{A}	PM2F	PM1F		
	Port M	005BH		4			W/_	V	V		
PMFC	function	005BH (Prohibit	\mathcal{A}			7		0	0		
	register RMW)				/			0: Port	0: Port		
				~	(67)		1: ALARM	1: MLDALM			
			+(7/4)	\				MLDALM	output		

(1) I/O ports (6/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
- ,			P17D	P16D	P15D	P14D	P13D	P12D	P11D	P10D
	Port 1			•	•	R	W	•	•	•
P1DR	drive register	0081H	1	1	1	1	1	1	1	1
	register			· I	Input/Output	buffer drive	register for s	standby mod	le	1
			P27D	P26D	P25D	P24D	P23D	P22D	P21D	P20D
	Port 2					R	W		>	
P2DR	drive register	0082H	1	1	1	1	1		1	1
	register			· I	Input/Output	buffer drive	register for s	standby mod	le	1
			P37D	P36D	P35D	P34D	P33D	P32D	P31D	P30D
DODD	Port 3	000011		•		R	W			
P3DR	drive register	0083H	1	1	1	1	((1)) 1	1	1
	register				Input/Output	buffer drive	register for s	standby mod	le	1
			P47D	P46D	P45D	P44D	P43D	P42D	P41D	P40D
D.4DD	Port 4	000411		•		R	w		410	,
P4DR	drive register	0084H	1	1	1	(1)	1	1 /3		1
	rogiotor			ı	Input/Output	buffer drive	register for	standby mod	le)	
			P57D	P56D	P55D	P54D	P53D	P52D	P51D	P50D
DEDD	Port 5	000511				R/	W			
P5DR	drive register	0085H	1	1	1	1	1 /		1	1
	rogiotor			l	Input/Output	buffer drive	register for	standby mod	le	
			P67D	P66D	P65D	> P64D	P63D	P62D	P61D	P60D
Dobb	Port 6	000011			7(//	R/	w (///	5)		
P6DR	drive register	0086H	1	1 📈	1	1/	1/1/	/ 1	1	1
	register				nput/Output	buffer drive	register for s	tandby mod	e	
				P76D	P75D	P74D	P73D	P72D	P71D	P70D
	Port 7						R/W	II.	II.	
P7DR	drive	0087H			1	∧ 1	1	1	1	1
	register		\sim \sim		Input/C		drive registe	er for standb	v mode	I
			P87D	P86D	P85D	P84D	P83D	P82D	P81D	P80D
	Port 8		(07)	\			/W	1 025	1015	1 002
P8DR	drive	0088H	(4/)) 1	1		1	1	1	1
	register) \	A	nput/Output	huffer drive		l	l	<u>'</u>
			P97D	P96D	P95D	P94D	P93D	P92D	P91D	P90D
	Port 9	/~/	1 37 0	1 300	1 390	-	/W	1 320	1 1 1 1 1	1 300
P9DR	drive	0089H	1		1	1	1	1	1	1
	register	\rightarrow	· I		Input/Output] '
	/^		PA7D	PA6D	PA5D	PA4D	PA3D	PA2D	PA1D	PA0D
	Port A		IAID	I AUD	IAJU			IALU	LIAID	IAUD
PADR	drive	008AH	1	1	1	1	1	1	1	1
	register))] '
			PC7D		- July Output	Duller drive				PC0D
((7.7			. 502		•	. 505
	Port C	3	1	1			1			1
PCDR	drive register	008CH	drive reg	put buffer gister for				out buffer dri		l
PCDR	drive	008CH	1 Input/Out	PC6D W 1 put buffer gister for	Input/Output	buffer drive	PC3D	PC2D R/ 1 put buffer dri	PC1D /W 1 ve register	f

(1) I/O ports (7/7)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			PF7D			PF4D	PF3D	PF2D	PF1D	PF0D
			R/W					R/W		
			1			1	1	_ 1	1	1
PFDR	Port F drive register	008FH	Input/Outp ut buffer drive register for standby mode			Input/O	~ (drive registe	or for standb	y mode
							PG3D	PG2D		
	Port G						R	W		
PGDR	drive	0090H					1)) 1		
	register						drive reg	put buffer gister for y mode		\rightarrow
			PJ7D	PJ6D	PJ5D	PJ4D	PJ3D	PJ2D	PJID	PJ0D
PJDR	Port J drive	0093H				(\//R/	w)	S ((
FJDK	register	009311	1	1	1 /		1	1	(1))	1
	-			In	put/Output b	ouffer drive r	egister for s	standby mod	e U	
					4		PK3D	PK2D	PK1D	PK0D
	Port K							R/	W	
PKDR	drive	0094H					10	/ <u>\</u> 1	1	1
	register			4			Input	Output buffe standb	er drive regis y mode	ter for
	Dort		PL7D	PL6D	PL5D	PL4D	PL3D	PL2D	PL1D	PL0D
PLDR	Port L drive	0095H				R/	w))			•
	register	000011	1	(1)) 1	1	1/	1	1	1
					put/Output I	buffer drive	register for	standby mod		
			+	₩				PM2D	PM1D	
	Port M			$\supset >$		45		R/	1	
PMDR	drive	0096H	-(7)	$\overline{}$	4	7//		1	1	
	register					\bigcirc		drive r	put buffer egister lby mode	

(2) Interrupt control (1/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				IN	T2			IN	T1	
INTE12	INT1 & INT2	00D0H	I2C	I2M2	I2M1	I2M0	I1C	I1M2	I1M1	I1M0
	enable	002011	R		R/W		R		R/W	
			0	0	0	0	0	0	0	0
				IN	T4			IN	T3	
INTE34	INT3 & INT4	00D1H	I4C	I4M2	I4M1	I4M0	I3C	(3M2) I3M1	I3M0
	enable	002111	R		R/W		R		R/W	
			0	0	0	0	0	7 \0	0	0
	INTTA0 &			1	(TMRA1)			INTTAO	(TMRA0)	
INTETA01	INTTAU &	00D4H	ITA1C	ITA1M2	ITA1M1	ITA1M0	ITA0C	TA0M2	ITA0M1	ITA0M0
	enable	002	R		R/W	ı	R		R/W	1
			0	0	0	0	(0)	0	0	0
	INTTA2 &				(TMRA3)	-			(TMRA2)	1
INTETA23	INTTA3	00D5H	ITA3C	ITA3M2	ITA3M1	ITA3M0	ITA2C	ITA2M2	ITA2M1	ITA2M0
	enable		R		R/W		R	\sim	R/W	i
			0	0	0	0	> 0	0/4	0	0
	INTTB0 &				(TMRB1)) \	(TMRB0)	1
INTETB01	INTTB1	00D8H	ITB1C	ITB1M2	ITB1M1	ITB1M0	ITB0C	JTB0M2	ITB0M1	ITB0M0
	enable		R		R/W		R		TR/W	
			0	0	0	0	0 (~ 0 \	0	0
	INTTBO0			-	- (')			-/-	BO0	1
INTETBO0	(Overflow)	00DAH		- /	\\\\	_	ITBO0C	ITBO0M2		ITBO0M0
	enable			11	"0"		(R//		R/W	
					write "0"		VO C	0	0	0
	INTRX0 &		ITYOO		TX0	ATYONAO	10,000		RX0	IDVOMO
INTES0	INTTX0	00DBH	ITX0C	ITX0M2	ITX0M1	1TX0M0	IRX0C	IRX0M2	IRX0M1	IRX0M0
	enable		R 0		R/W 0	0	/R/ /0	0	R/W	0
-			0			, 0	70		0	U
	INTRX1 &		ITV40	\sim	TX1	T-//11/10	15)/40		RX1	15)/4140
INTES1	INTTX1	00DCH	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	IRX1M1	IRX1M0
	enable		R	0	R/W	0	R 0	0	R/W	0
				U	0		U		0 USB	l 0
	INTLICE			- 			111000			111000140
INTEUSB	INTUSB enable	00E3H) 4)		L ((<i>\</i> -/	_	IUSBC	IUSBM2	IUSBM1	IUSBM0
	CHADIC			A1	14 107	/	R	0	R/W	
				Always			0	0	0	0
	INTALM0 &		>	INTA		i		INIA	LM0	i
INTEALM01	INTALM1/>	00E5H	IA1C	IA1M2	IA1M1	IA1M0	IA0C	IA0M2	IA0M1	IA0M0
	enable	\ N	R		✓ R/W	ı	R		R/W	1
	~		0	0	0	0	0	0	0	0
	INTALM2 &		d	INTA	ALM3			INTA	LM2	_
INTEALM23	INTALM3	00E6H	IA3C	IA3M2	IA3M1	IA3M0	IA2C	IA2M2	IA2M1	IA2M0
11 = / (EIVIZO	enable	\ \rightarrow\ \ri	R		R/W		R		R/W	
			\wedge)) o	0	0	0	0	0	0

(2) Interrupt control (2/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				-	_			INTA	LM4	
INTEALM4	INTALM4	00E7H	-	-	_	-	IA4C	IA4M2	IA4M1	IA4M0
IN I CALIVIA	enable	002711					R		R/W	
				Always	write "0"		0 (0	0	0
				_	_			INT	RTC	
INTERTC	INTRTC	00E8H	-	=	=	=	IRC	IRM2	IRM1	IRM0
INTERTO	enable	002011					R	1())	R/W	
				Always	write "0"		0	0	0	0
				-	=		-(O	// INTI	KEY	
INTEKEY	INTKEY	00E9H	_	-	-	_ <	IKĆ 🗸	JKM2	IKM1	IKM0
	enable	002311					> R		R/W	
				Always	write "0"		0	0	0	0
				_	_			INTI	LCD	
INTELCD	INTLCD	00EAH	-	-	-	-6	ILCD1C	ILCDM2	ILCDM1	ILCDM0
	enable	002/111					R		R/W	
				Always			Ŏ	0	0	0
	INT5 &			INT			\Diamond	40.	- \	
INTE5I2S	INTI2S	00EBH	II2SC	II2SM2	II2SM1	(II2\$M0	I5C	I5M2	I5M1	15M0
	enable		R		R/W_		R	7	/R/W	
			0	0	0 (0	0	10	() (0	0
	INTNDF0 &			INTN	IDF1			ATM.	_	
INTEND01	INTNDF1	00ECH	IND1C	IND1M2	IND1M1	UND1M0	IND0C	IND0M2	IND0M1	IND0M0
	enable		R		R/W	~	R	///	R/W	
			0	0 (0	0	(0)	0	0	0
							$(\vee/)$) INT	_	
INTEP0	INTP0	00EEH	=	7(//-	-	IP0C	IP0M2	IP0M1	IP0M0
	enable					//	R		R/W	
				Always	write "0") 0	0	0	0

(2) Interrupt control (3/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	INITO 9			INT	ΓAD			IN	T0	
INTE0AD	INTO & INTAD	00F0H	IADC	IADM2	IADM1	IADM0	I0C	I0M2	IOM1	I0M0
INTLOAD	enable	001 011	R		R/W		R		R/W	
	0.100.0		0	0	0	0	0	0	0	0
	INTTC0 &			INTTC1	(DMA1)			INTTC0	(DMA0)	
INTETC01	INTTC0 &	00F1H	ITC1C	ITC1M2	ITC1M1	ITC1M0	ITC0C	ITC0M2	ITC0M1	ITC0M0
	enable	001 111	R		R/W		R		✓ R/W	
			0	0	0	0	0	0	0	0
	INTTC2 &			INTTC3	(DMA3)		\sim (C	// INTTC2	(DMA2)	
INTETC23	INTTC2 &	00F2H	ITC3C	ITC3M2	ITC3M1	ITC3M0	TC2C	ITC2M2	ITC2M1	ITC2M0
	enable	001 211	R		R/W	•	R		R/W	
			0	0	0	0	((0))) 0	0	0
	INTTC4 &			1	(DMA5)				(DMA4)	
INTETC45	INTTC5	00F3H	ITC5C	ITC5M2	ITC5M1	ITC5M0	ITC4C	ITC4M2	ITC4M1	ITC4M0
	enable		R		R/W	A1	R	(R/W	
			0	0	0	0	0	0	0	0
	INTTC6 &				(DMA7)	(0/0)	~		(DMA6)	
INTETC67	INTTC7	00F4H	ITC7C	ITC7M2	ITC7M1	ITC7M0	ITC6C <	TC6M2	JTC6M1	ITC6M0
	enable		R		R/W		R	7	R/W	
			0	0	0_(0	0	0/	0	0
			-		70		4		IR1LE	IR0LE
			W		7	<i>></i>			W	W
	SIO	00F5H	0						1 0: INTRX1	1 0: INTDV0
SIMC	interrupt	(Prohibit	Always write "0".					()	edge	0: INTRX0 edge
1	mode	RMW)	wille U.	70					mode	mode
	control	,							1: INTRX1	
									level	level
					,				mode	mode
			15EDGE	14EDGE	I3EDGE	12EDGE	11EDGE	10EDGE	IOLE	_
				7 ^	\	W\		•	R	/W
			0) 0	0 ^	0	0	0	0	0
11110	Interrupt	00F6H	INT5	INT4	INT3	INT2	INT1	INT0	0: INT0	Always
IIMC	input mode	(Prohibit	edge	edge	edge	edge	edge	edge	edge	write "0".
	control	RMW)	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	0: Rising	mode	
			1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1: Falling	1:INT0	
	4				$(\vee \langle \rangle)$)			level mode	
		1//				1		INIT	WD	
	INTWD					1	ITCMD			
INTWDT	enable	00F7H	> -			_	R ITCWD	_	=	=
	<\/	•		Always	write "0"		0	_	_	_
	- X	\ \ \ \	CLRV7 /	CLRV6	CLRV5	CLRV4	CLRV3	CLRV2	CLRV1	CLRV0
	Interrupt	00F8H	OLIVI	OLIVO	OLIVO	ULKV4		OLAVZ	OLKVI	CLRVU
INTCLR	clear control	(Prohibit	0	0	0	0	0	0	0	0
	3.54. 5011.01	RMW)	U	0	l 0	_	ot vector	l 0	U	U
		/		\ \ \		memup	V ACCIOI			

(2) Interrupt control (4/4)

Symbol	Name	Address	7	6	5	4	3	2	1	0
					DMA0V5	DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0
DMA0V	DMA0	0100H					R/	W		
DIVIAOV	start vector	010011			0	0	0	0	0	0
							DMA0 st	art vector		
					DMA1V5	DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0
DMA1V	DMA1	0101H					R/	W		
DIVITATIV	start vector	010111			0	0	0	((0))	7 0	0
							DMA1 st	art vector		
					DMA2V5	DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0
DMA2V	DMA2	0102H					\\R	w))		
DIVIAZV	start vector	010211			0	0	0	0	0	0
							DMA2 sta	art vector		
					DMA3V5	DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0
DMA3V	DMA3	0103H					R/	W		
DIVIAGV	start vector	010311			0	0//	0	0 ^	(0)	0
							DMA3 st		\	
					DMA4V5	DMA4V4	DMA4V3	DMA4V2	DMA4V1	DMA4V0
DMA4V	DMA4	0104H				$(\vee/)$	(R/	w (O		
DIVI/ (+ V	start vector	010411			0	9	0	070	//0	0
							DMA4 st			
					DMA5V5	DMA5V4		DMA5V2	DMA5V1	DMA5V0
DMA5V	DMA5	0105H					R	w)	-	
DIVINOV	start vector	010011			0/	0	0	~ o	0	0
							DMA5 st	art vector		
				\	DMA6V5	DMA6V4	DMA6V3	DMA6V2	DMA6V1	DMA6V0
DMA6V	DMA6	0106H		- CIT			R/	W		1
2	start vector	0.00			0	Q	\ 0	0	0	0
					~		DMA6 st			
				7	DMA7V5	DMA7V4	DMA7V3		DMA7V1	DMA7V0
DMA7V	DMA7	0107H	\nearrow		_	A -	- R/			
	start vector		+	1	0	0	0	0	0	0
							DMA7 sta			
			DBST7	DBST6	DBST5	DBST4	DBST3	DBST2	DBST1	DBST0
DMAB	DMA burst	0108H	$\left(\left\langle \left\langle \right\rangle \right\rangle \right)$				W			
			(0)	0	0	0	0	0	0	0
	/	() [DDEOZ	DDEOC		DNA request			DDEO4	DDEOO
	DMA	0109H	DREQ7	DREQ6	DREQ5	DREQ4	DREQ3 W	DREQ2	DREQ1	DREQ0
DMAR	request	(Prohibit	0	0	0	0	0	0	0	0
	roquest	RMW)	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	14	_ 7	: DMA reque	_		U	
	/\ />				1.	DIVIA TEQUE	ot iii ouitwal	C		

(3) Memory controller (1/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				B0WW2	B0WW1	B0WW0		B0WR2	B0WR1	B0WR0
					W	·			W	
	BLOCK0		//	0	1	0		0	1	0
	CS/WAIT	0140H		Write waits				Read waits		
B0CSL	control	(Prohibit		001: 0 wait	s 010:	1 wait		001: 0 wait	s 010:	1 wait
	register low	RMW)		101: 2 wait	s 110:	3 waits		101: 2 wait	s 110:	3 waits
				011: (1+ N)				011: (1+ N)		
				111: 4 wait				111: 4 wait		
				Others: Re	served	1	. ((Others: Re		
			B0E	-	-	B0REC	B00M1	B00M0	B0BUS1	B0BUS0
	DI OOKO		_	l			N \			
	BLOCK0 CS/WAIT	0141H	0	0	0	0	0	0	0/1	0/1
B0CSH	control	(Prohibit	CS select	Always	Always	Dummy	00: ROM/S		Data bus w	ridth
	register high	RMW)	0: Disable 1: Enable	write "0".	write "0".	cycle 0:No	01: Reserv 10: Reserv		00: 8 bits 01: 16 bits	
	rogiotoi riigir		i. Ellable			insert	11: Reserv		10: 32 bits	
						1: Insert	11. INGSCIV	eu /	11: Reserv	ed
				B1WW2	B1WW1	B1WW0	4	B1WR2	B1WR1	B1WR0
			$\bigg $	DITTIL	W	(V/)		(()	W	Bivillo
	DI 00144		//	0	1 (0		VO 70	(//1)	0
	BLOCK1	0144H		Write waits	1 (7			Read waits	-1 / /	0
B1CSL	CS/WAIT control	(Prohibit		001: 0 wait		1 wait		001: 0 wait		1 wait
	register low	RMW)		101: 2 wait		3 waits	((101: 2 wait		3 waits
	register lew			011: (1+ N)		~		011: (1+ N)		
				111: 4 wait	s	>	(0)	111: 4 wait	S	
				Others: Re	served			Others: Re	served	
			B1E	-4(B1REC_	B10M1	/B1OM0	B1BUS1	B1BUS0
	DI 00144					-	N \\	T		
	BLOCK1 CS/WAIT	0145H	0	0	0	0	0)	0	0/1	0/1
B1CSH	control	(Prohibit	CS select	Always	Always	Dummy	00: ROM/S		Data bus w	ridth
	register high	RMW)	0: Disable 1: Enable	write "0"	write "0".	cycle 0:No	01: Reserv 10: Reserv		00: 8 bits 01: 16 bits	
	rogiotoi riigir		1. Ellable			insert	11: SDRAN		10: 32 bits	
))	_	1: Insert	III. SDIVAN	/1	11: Reserv	ed
				B2WW2	B2WW1	B2WW0		B2WR2	B2WR1	B2WR0
			4920		W	77-1145			W	
	DI OOKO		\leftarrow	0		0		0	1	0
	BLOCK2 CS/WAIT	0148H		Write/waits		\		Read waits		, , , , , , , , , , , , , , , , , , ,
B2CSL	control	(Prohibit -		001: 0 wait		1 wait		001: 0 wait		1 wait
	register low	RMW)		101: 2 wait		3 waits		101: 2 wait		3 waits
				011: (1+ N)				011: (1+ N)	waits	
			~	111: 4 wait				111: 4 wait		
		7	_	Others: Re	served	·		Others: Re		
	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		B2E	B2M	~ -	B2REC	B2OM1	B2OM0	B2BUS1	B2BUS0
	DI OOKO			(<u> </u>		N I -	I .		
^	BLOCK2 CS/WAIT	0149H	1	0	0	0	0	0	0/1	0/1
B2CSH	control	(Prohibit	CS select	0: 16 MB	Always	Dummy	00: ROM/S		Data bus w	ridth
	register high	RMW)	0: Disable	1: Sets	write "0".	cycle	01: Reserv		00: 8 bits	
<	- 5g.5.5g		1: Enable	area		0:No insert	10: Reserv 11: SDRAN		01: 16 bits 10: 32 bits	
		2				1: Insert	11. SURAN	п	10. 32 bits 11: Reserv	ed
				l	l	1.1113011	I		11.1163611	ou

(3) Memory controller (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
				B3WW2	B3WW1	B3WW0		B3WR2	B3WR1	B3WR0
					W				W	
	BLOCK3			0	1	0		<u></u> 0	1	0
50001	CS/WAIT	014CH		Write waits				Read waits		
B3CSL	control	(Prohibit		001: 0 wait		: 1 wait		001: 0 wait		1 wait
	register low	RMW)		101: 2 wait		3 waits		101: 2 wait		3 waits
				011: (1 + N				011: (1 + N		
				111: 4 wait Others: Re				111: 4 wait Others: Re		
			B3E	Others: Re	servea	B3REC	B3OM1	B3OM0	B3BUS1	B3BUS0
			DSE	_		B3KEC	1.	BOOMIO	DODUST	D3DU30
	BLOCK3		0	0	0	0	0	0	0/1	0/1
	CS/WAIT	014DH	CS select	Always	Always	Dummy	00: ROM/S		Data bus w	
B3CSH	control	(Prohibit	0: Disable	write "0".	write "0".	cycle	01: Reserv	/	00: 8 bits	idiii
	register high	RMW)	1: Enable			0:No	10: Reserv		01: 16 bits	
						insert	11: Reserv		10: 32 bits	>
						1: Insert		14	11: Reserv	ed
				BEXWW2	BEXWW1	BEXWW0		BEXWR2	BEXWR1	BEXWR0
					W			7	(/W))	
	BLOCK EX	0158H		0	1 (/	0		0	7(1)	0
BEXCSL	CS/WAIT	(Prohibit		Write waits			/	Read waits		
	control	`RMW)		001: 2 wait		1 wait	(001: 2 wait		1 wait
	register low			101: 2 wait		2 waits		101: 2 wait		2 waits
				011: (1 + N		\supset	(0)	011: (1 + N		
				Others: Re	served		BEXOM1	Others: Re BEXOM0		BEXBUS0
				\		$\overline{\mathcal{I}}$	DEXONI	N PEYONIO		DEVD030
	BLOCK EX	0159H					0	0	0/1	0/1
BEXCSH	CS/WAIT	(Prohibit			\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		00: ROM/S	·	00: 8 bits	0/1
	control	`RMW))		01: Reserv		00. 6 bits	
	register high			\neg	/		10: Reserv	ed	10: 32 bits	
			((\sim			11: Reserv		11: Reserv	ed
				\mathcal{A}		OPGE	OPWR1	OPWR0	PR1	PR0
			Ä		/		•	R/W		
			4443			0,	0	0	1	0
D. 15.16-	Page ROM			/		ROM	Wait numb	er on page	Byte number	er in page
PMEMCR	control	0166H			((// '	page		-1-1-1 mode)	00: 64 byte	S
	register					access		-2-2-2 mode)	01: 32 byte	
		1				0: Disable	10: 3 CLK (n		10: 16 byte	
						1: Enable	11: Reserve	d	11: 8 bytes	
	^		*							

(3) Memory controller (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Memory		M0V20	M0V19	M0V18	M0V17	M0V16	M0V15	M0V14-9	M0V8
MAMR0	address	0142H				R/	W			
IVIZIVITO	mask	014211	1	1	1	1	1	1	1	1
	register 0				0: Compa	are enable	1: Compa	e disable		
	Memory		M0S23	M0S22	M0S21	M0S20	M0S19	M0S18	M0S17	M0S16
MSAR0	start	0143H				R/	W			
WO TITO	address	014011	1	1	1	1	1	((1))	1	1
	register 0						ess A23 to A			
	Memory		M1V21	M1V20	M1V19	M1V18	M1V17	M1V16	MV15-9	M1V8
MAMR1	address	0146H				t	W //	())	,	
1417 (1411 (1	mask	011011	1	1	1	1	///	<u> </u>	1	1
	register 1				0: Compa	are enable	1: Compa	e disable		
	Memory		M1S23	M1S22	M1S21	M1S20	M1S19	M1S18	M1S17	M1S16
MSAR1	start	0147H			ı	R/	W			
	address	• • • • • • • • • • • • • • • • • • • •	1	1	1	1/	13	1		1
	register 1						ess A23 to A			
	Memory		M2V22	M2V21	M2V20	M2V19	M2V18	M2V17	M2V16	M2V15
MAMR2	address	014AH			ı	((// R	\sim	$(\bigcirc$) ~	
	mask		1	1	1		1	1	(/1)	1
	register 2					re enable	1: Compai	_ `\ `\	10/	
	Memory		M2S23	M2S22	M2S21	M2S20	M2S19	M2S18	M2S17	M2S16
MSAR2	start	014BH			4()		W (($\langle \rangle$		
	address		1	1	1	1	1		1	1
	register 2						ess A23 to A			
	Memory		M3V22	M3V21	M3V20	M3V19	M3V18	M3V17	M3V16	M3V15
MAMR3	address	014EH		-4(R	W			
	mask register 3		1	1/	<u> </u>	//	1 1	1	1	1
				(Vinada)			1:Compare			110010
	Memory		M3S23	M3S22	M3S21	M3S20	M3\$19	M3S18	M3S17	M3S16
MSAR3	start address	014FH					W/			
	register 3		1	/ 1	1	1	1	1	1	1
	register 5		$\overline{}$		56	et start addre	ess A23 to A	16	DOM: 500	\/A OF
			~~~		7				ROMLESS	VACE
	Boot ROM		<del>1070</del>			#			R/	VV 1/0
BROMCR	control	0167H	<del>(                                    </del>						0/1	
DIVONION	register			_	(0/1				Boot ROM	Vector address
	. 59.5(5)				$(\vee ()$				0: Use	0: Disable
									1: Bypass	1: Enable
,						<u>I</u>	<u>I</u>		D,pass	בוומטוס

## (4) MMU (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			LXE			X4	Х3	X2	X1	X0
			R/W		/			R/W	_	
	LOCALX		0			0	0	0	0	0
LOCALPX	register for	01D0H	Bank for			Speci	ify the benk	number for t	ha LOCAL N	/ oron
	program		LOCAL-X				•	rlapping with		
			0: Disable			-		st not be spe		
			1: Enable						)	1
			LYE			Y4	Y3	Y2	Y1	Y0
			R/W				11 /	//R/W	1	
	LOCALY		0			0	0	0/	0	0
LOCALPY	register for	01D1H	Bank for			Snac	ify the bank	number for t	ha I OCAL -\	/ area
	program		LOCAL-Y					rlapping with		
			0: Disable					ist not be spe		
			1: Enable			- 4				D
			LZE	Z6	<b>Z</b> 5	Z4	Z3	Z2	Z1 \	Z0
			R/W			$-(\Omega)$	R/W			
L OCAL DZ	LOCALZ	040011	0	0	0	(0/)	) 0	0(	)) 0	0
LOCALPZ	register for program	01D3H	Bank for		Speci	ify the bank	/ number for t	the LOCAL-2	Zarea	
	program		LOCAL-Z					the COMM		
			0: Disable					ecified as 3.)		
			1: Enable			V4	Va	240	V4	VO
			LXE			X4	X3	X2/	X1	X0
	LOCALY		R/W	$\rightarrow$	1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0	0	R/W	0	0
LOCALLX	LOCALX register for	01D4H	0 Donk for	A				)) 0	0	0
LOOKLLK	LCDC	010411	Bank for LOCAL-X			Spec.	ify the bank	number for t	he LOCAL->	( area
			0: Disable			(Since ba	ank 0 is ovei	rlapping with	the COMM	ON area,
			1: Enable				this filed mu	st not be spe	ecified as 0.)	
			LYE			. Y4	Y3	Y2	Y1	Y0
			R/W	A				R/W		
	LOCALY		0	$\mathcal{A}$	$\overline{}$	0	0	0	0	0
LOCALLY	register for	01D5H	Bank for			160	U		U	U
	LCDC		LOCAL-Y	\			•	number for t		
			0: Disable	/				rlapping with		
		// )	1: Enable				this filed mu	ist not be spe	ecified as 3.	1
			LZE	Z6	Ž5	Z4	Z3	Z2	Z1	Z0
			R/W		7/		R/W	•		
	LOCALZ			0	0	0	0	0	0	0
LOCALLZ	register for	> 01D7H	Bank for							
	LCDC		LOCAL-Z	`				the LOCAL-2		
			0: Disable	(7	`			the COMM		
			1: Enable	41		tnis tilea mu	st not be sp	ecified as 3.)	)	
		))	LXE			X4	Х3	X2	X1	X0
]			> R/W	M.			-	R/W	•	-
	LOCALX	((	100	<i>&gt;</i>		0	0	0	0	0
LOCALRX	register for	01D8H	Bank for							,
	read	•	LOCAL-X			-	•	number for t		
			0: Disable			-		rlapping with		
			1: Enable				this filed mu	st not be spe	ecified as 0.)	
			LYE			Y4	Y3	Y2	Y1	Y0
			R/W					R/W		
	LOCALY		0		$\overline{}$	0	0	0	0	0
LOCALRY	register for	01D9H	Bank for				<u> </u>	<u> </u>	ı	
	read		LOCAL-Y					number for t		
			0: Disable					rlapping with		
			1: Enable				this filed mu	ist not be spe	ecified as 3.)	1
		I	LIIADIC	l						

## (4) MMU (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			LZE	Z6	Z5	Z4	Z3	Z2	Z1	Z0
			R/W				R/W			
	LOCALZ		0	0	0	0	0	0	0	0
LOCALRZ	register for read	01DBH	Bank for LOCAL-Z 0: Disable 1: Enable		(Since b	ank 3 is ove	number for rapping with ust not be sp	n the COMM	ION area,	
			LXE			X4	Х3	X2	) X1	X0
			R/W				. (	R/W		
	LOCALX		0			0	0 ((	// 0	0	0
LOCALWX	register for write	01DCH	Bank for LOCAL-X 0: Disable 1: Enable			(Since ba	ank 0 is over	rlapping with	the LOCAL-) the COMM( ecified as 0.)	ON area,
			LYE			Y4 (	Y3.	Y2	(YY)	Y0
			R/W					R/W	4/ /	>
	LOCALY		0			0	0	0	0	0
LOCALWY	register for write	01DDH	Bank for LOCAL-Y 0: Disable 1: Enable			(Since b	ank 3 is ove	rlapping with	the LOCAL- the COMM ecified as 3.	ON area,
			LZE	Z6	<b>Z</b> 5	Z4	Z3 \	(Z2)	Z1	Z0
			R/W			·	R/W			
	LOCALZ		0	0	0	0	0(7/	(\) 0	0	0
LOCALWZ	register for write	01DFH	Bank for LOCAL-Z 0: Disable 1: Enable		(Since b	ank 3 is ove	number for rlapping with ust not be sp	n the COMM	ION area,	

### (5) Clock gear, PLL

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	Ivallie	Audiess	-			4			_	
			XEN	XTEN				WUEF		
	Custom		R/					R/W		
SYSCR0	System clock control	10E0H	1	1				0		
313010	register 0	TOLOTT	H-OSC	L-OSC			<	Warm-up		
	register o		(fc)	(fs)				timer		
			0: Stop 1: Oscillation	0: Stop 1: Oscillation						
			1: Oscillation	1: Oscillation			SYSCK	GEAR2	CEAD4	GEAR0
								GEARZ	GEAR1	GEARU
							R/W		R/W	
	System						0	( ) 1	0	0
SYSCR1	clock control	10E1H					Select		r value of hig	gn
OTOOKI	register 1	102111					system clock	frequency 000: fc	(ic) 101: (Res	aon (od)
	. og.o.o.						0: fc	000. fc 001: fc/2	1101: (Res	
							1: fs	010: fc/4	111: (Res	
						7(		011: fc/8	100: fc/16	
			_		WUPTM1	WUPTM0	HALTM1	HALTM0	1	
			R/W		7.0. 11011		W	1		
			0		1	( ø	1 ^	1		
0)/0000	System	405011	Always		Warm-up-ti	\ \ / - / -	HALT mod			
SYSCR2	clock control	10E2H	write "0"		00: Reserved		00: Reserv			
	register 2				01: 28/Inputte		01: STOP	_ / /		
						ed frequency	10: IDLE1			
					11: 2 ¹⁶ /Inputt		11: IDLE2	mode		
			PROTECT				$\rightarrow$	EXTIN	DRVOSCH	DRVOSCL
			R	7	11		444	R/W	R/W	R/W
			0	4			10	0	1	1
	EMC		Protect					1: External	High	Low
EMCCR0	control	10E3H	flag					clock	frequency	frequency
	register 0		0: OFF		~		))		oscillator	oscillator
			1: ON				$\sim$ /		driver	driver
				,		^			ability	ability
				$\wedge$					1: NORMAL	1: NORMAL
									0: WEAK	0: WEAK
	EMC				~ //					
EMCCR1	control	10E4H	$((/// \land)$	Switching	the protect C	N/OFF by v	write to follow	wing 1st KE\	, 2nd KEY	
	register 1		(U)	1st KE	Y: EMCCR	1=5AH, EMC	CCR2=A5H i	in successio	n write	
EMCCD0	EMC	(4055)		2nd KI	EY: EMCCR	1=A5H, EM	CCR2=5AH	in successio	n write	
EMCCR2	control	10E5H								
	register 2	/ /		FCSEL	LUPFG					
	PLL ^			R/W	R O					
PLLCR0	control	10E8H								
LLONG	register 0	) D	^	Select fc clock	Lock up					
	109.5.07 0		(	0: fosch	timer			]		
			4	1: f _{PLL}	status flag			]		
			PLLON	7.1.1.1						
		$\wedge$	R/W	× -						
	PLL	((		+						
PLLCR1	control	10E9H	Control							
	register 1		on/off					]		
Ì			0: OFF							
			1: ON					1		

## (6) LCD controller (1/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			RAMTYPE1	RAMTYPE0	SCPW1	SCPW0	MODE3	MODE2	MODE1	MODE0
				l	I	R	W	l	I	
			0	0	1	0	0	0	0	0
	LCD		Display RAM	1	LD bus trans	mission	Mode setting		•	
LCDMODE0	mode 0	0280H	-1 -3		speed		0000: Built-ir		0101: STN 8	bpp (256)
LCDMODEO	register	020011	00: Internal S	SRAM	00: Reserve	d	0001: SR 1b	pp (mono)	0110: STN 1	2bpp (4096)
	register		01: External	SRAM	01: 2 × f _{SYS}		0010: SR 2b	pp (4gray)	0111: Reser	ved
			10: SDRAM		10: 4 × f _{SYS}		0011: SR 3b		_1000: TFT 8	bpp (256)
			11: Reserve	d	11: 8 × f _{SYS}		0100: SR 4b	pp (16gray)	1001: TFT 1	2bpp (4096)
								$((// \le)$	Others: Rese	erved
					LLPMODE	LDINV	AUTOINV	INTMODE	LDO1	LDO0
						1		W	1	1
					0	0	0 (	) >0	0	0
	LCD				LLP mode	LD bus	Auto LD	Select	LD bus width	
LCDMODE1	mode 1	0281H			0: mode1	inversion	bus	interrupt	00: 4bit widtl	
	register				1: mode2	0: Normal	inversion	0: LP	01: 4bit widtl	
						1: Inversion	0: Disable	1: BCD	10: 8bit widtl 11: 8bit widtl	_ , ,
						(0)	1: Enable (Valid in		Others: Res	- 71
							TFT mode)	$\Diamond$	Others. Resi	erved
			FP7	FP6	FP5	FP4	FP3	FP2	FR1//	FP0
	LCD frame		117	110	1113	R/		1112		110
LCDFFP	frequency	0282H	0	0	0 1	0	0	(6)	0	0
	register			U	0 (1)		to bit0 f _{FP}		) 0	U
			FMN7	FMN6	FMN5	FMN4	FMN3	FMN2	FMN1	FMN0
	LCD		FIVIINT	FIVINO	LIMINO	R/		/ / ININZ	FIVIINI	FIVINO
LCDDVM	divide FRM	0283H		0 ^					1 0	
	register		0	0 <	0	0 /	0	0	0	0
			00110	00(10	100/11		A bit7 to bit0		0.504	0500
			COM3	COM2	COM1	COM0	SEG3	SEG2	SEG1	SEG0
					))	R/	-	i	i	
			0	0	0	0	0	0	0	0
LCDSIZE	LCD size	0284H	Common s			~ //	Segment se	•		
LODSIZE	register	020411	0000: Rese		01: 200	(67)		erved 0101:		
			0001: 64	/ ^	10: 240		0001: 64	0110:		
			0010: 120 0011: 128	) )	11: 320 00: 480		0010: 128 0011: 160	0111: 1000:		
				Others: Res	//7	/^			Others: Res	orwood
		//	0100.100	_	\ \ \ \ \ \ \ \ \					
			$\leftarrow$	ALL0	FRMON		FP9 R/W	MMULCD	FP8	START
			A.	Q =	0	0	0	0	0	0
			$\rightarrow$	Column	FR divide	Always		Built-in		LCDC start
	LCD <	\/\		Data	setting	write "0"	fFP setting bit 9	RAM LCDD	fFP setting bit 8	0: STOP
LCDCTL0	control 0	0285H		setting	0: Disable	Willo	DIT	setting	DIT 8	1: START
	register			0: Normal	1: Enable			0:		
				1: All				Sequential		
	\ ((	)))		display				access		
			~ ((	data "0"				1: Random		
								access		
		7	LCPOP	LCP1P	LBCDP				LBCDW1	LBCDW0
			R/W	R/W	R/W				R/W	R/W
	LCD		1	0	0				0	0
LCDCTL1	control 1	0286H	LCP0	LCP1	LBCD				LBCD width	
	register		phase	phase	phase				00: LCP1_10	
			0: Rising 1: Falling	0: Rising 1: Falling	0: Low				01: LCP1_20 10: LCP1_30	
			i. i aiiiig	i. i aiiiig	1: High				10: LCP1_30	
	l		l	l	L				i i. Keseive	J

## (6) LCD controller (2/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	LCD		SCC7	SCC6	SCC5	SCC4	SCC3	SCC2	SCC1	SCC0
	source					R/	W			
LCDSCC	clock	0287H	0	0	0	0	0	0	0	0
	counter register				LCDC	source clock	counter bit	7 to bit0		
								PCPV2	PCPV1	PCPV0
	1.00								R/W	
	LCD clock							0	J) 0	0
LCDCCR0	counter register 0	0288H						number Dummy clo	CLK: LCP1 p	ıntil valid
								clock of gat	te driver LCF	P1
						TLDE4	TLDE3	TLDE2	TLDE1	TLDE0
								R/W		
	LCD clock					0	0	0	0	0
LCDCCR1	counter	0289H				Set up time	of LCP:		76/	
	register 1					/ / '/	ılse number		77 //	,
	3					1 / / /	/ /	rce driver LL	P signal	
						(Offset time	is 14 to 16	SYSCLK)	7UN)	
	1.00		LLPSU7	LLPSU6	LLPSU5	LLPSU4	LLPSU3	LLPSU2	LLPSU1	LLPSU0
	LCD clock					R/				
LCDCCR2	counter	028AH	0	0	0 4	0	0	(0)	0	0
	register 2					driver, LLP_			/	
					Hig	gh width time	for LLP sig			
			1R3	1R2	1R1	→ 1R0	0R3	ØR2	0R1	0R0
	LCD	000411			W \				W	
LCDRP10	red palette	0291H	0	0	1	0(	0 \	0	0	0
	register 10				STN mode				STN mode	
			000	3R2	vel setting	000	000		el setting	000
	LCD		3R3	/ '7 \	/3R1 W	3R0	2R3	2R2	2R1 /W	2R0
LCDRP32	red palette	0292H	0	1	1	0	0	1	0	0
LODIN OL	register 32	020211		256 color	STN mode	(6)	0	1	STN mode	U
	· ·				el setting 4		/		el setting	
			5R3//	5R2	5R1	5R0	4R3	4R2	4R1	4R0
	LCD		1) (	P.	w (7	70		R	W	
LCDRP54	red palette	0293H	/_1	0 <	1\\\	))0	1	0	0	0
	register 54			256 color	STN mode				STN mode	
					el setting				el setting	
			7R3	7R2	7R1	7R0	6R3	6R2	6R1	6R0
1.000070	LCD	2000 41.1			W				/W	
LCDRP76	red palette register 76	0294H	1	1	17	0	1	1	0	0
	register 70			1 7	STN mode				STN mode	
	. ((			RED7 lev	rei seiling			KED0 16/	el setting	

## (6) LCD controller (3/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	LCD		1G3	1G2	1G1	1G0	0G3	0G2	0G1	0G0
	green			R/	W			R/	W	
LCDGP10	palette	0295H	0	0	1	0	0	0	0	0
	register 10				STN mode		4		STN mode	
				GREEN1 I	evel setting			GREEN0 I	evel setting	
	LCD		3G3	3G2	3G1	3G0	2R3	2G2	2G1	2G0
	green				W			R		
LCDGP32	palette	0296H	0	1	1	0	0		0	0
	register 32				STN mode evel setting	<	$\langle \langle \langle \rangle \rangle \rangle$	256 color : GREEN2 le		
	1.00		5G3	5G2	5G1	5G0	4G3	4G2	4G1	4G0
	LCD	•		R/	W			R/	W	
LCDGP54	green palette	0297H	1	0	1	0	( 1 ))	0	0	0
	register 54			256 color : GREEN5 le	STN mode evel setting			256 color S GREEN4 I		
			7G3	7G2	7G1	7G0	6G3	6G2 <	6G1	6G0
	LCD	•		R/	W			(R/	W	
LCDGP76	green palette	0298H	1	1	1	((0/	1	1	0	0
	register 76				STN mode evel setting			256 color : GREEN6 le	7 / 1	
			1B3	1B2	1B1	1B0	0B3	0B2	○0B1	0B0
	LCD			R/	W.		((	Ŕ/	W	
LCDBP10	blue palette	0299H	0	1	(0,	<b>○</b> 0	0	(0)	0	0
	register 10			256 color BLUE1 le	STN mode vel setting	·		256 color : BLUE0 le		
			3B3	3B2	3B1	3B0	2B3	2B2	2B1	2B0
	LCD			⟨\(\(\)\(\)\(\)	W			R/	W	
LCDBP32	blue palette	029AH	1	1	0	<b>(0</b>	11	0	0	0
	register 32			256 color 3 BLUE3 le	STN mode vel setting			256 color S BLUE2 le		

## (6) LCD controller (4/6)

	Nome	1	7	6	5	4	3	2	1	0
Symbol	Name	Address							1	_
	Start address		SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0
LSARAL	register	02A0H		0	0		W			
	A area (L)		0	0	O Stort o	0 address for A	0	0	0	0
			0.445	0444					040	040
	Start		SA15	SA14	SA13	SA12	SA11	\$A10	SA9	SA8
LSARAM	address register	02A1H	0	0	0	0	W 0	0	D 0	0
	A area (M)		U	U		ddress for A	_		y U	0
	` '		CAGG	SA22	SA21	Ī	SA19	1	CA 17	SA16
	Start address		SA23	SAZZ	SAZT	SA20	W SATE	SA18	SA17	SATO
LSARAH	register	02A2H	0	1	0	0	0	/0	0	0
	A area (H)		0	'		ddress for A		_		
	Common		CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
	number		OAI	OAO	OAO	R/		OAZ	OAT	OAU
CMNAL	register	02A3H	0	0	0	0.(	0	0	0	0
	A area (L)					umber setting	\ 7			
								1	1	CA8
	Common		$\overline{}$			1923				R/W
CMNAH	number	02A4H	$\overline{}$		//	W T			1997	0
	register A area (H)							1	1(//	A area
	A alea (II)				7					(bit8)
	Start		SB7	SB6	SB5	SB4	SB3 ( (	SB2	SB1	SB0
LSARBL	address	02A6H				R/	w			•
LOANDL	register	UZAUII	0	0 /	9	0	0	9	0	0
	B area (L)				Start a	address for E	3 area (bit7 t	o bit0)		
	Start		SB15	SB14	SB13	SB12	SB11	/ SB10	SB9	SB8
LSARBM	address	02A7H		('(			W			
LOTTEDIN	register	02/1/11	0	0	0	(0	\ 0	0	0	0
	B area (M)				Start a	ddress for B	area (bit15	to bit8)		
	Start		SB23	SB22	SB21	SB20	SB19	SB18	SB17	SB16
LSARBH	address	02A8H		7		$\leftarrow$	W			
	register		0 (	<u> </u>	0	\\0	0	0	0	0
	B area (H)					ddress for B		11	1	
	Common		CB7	CB6	CB5	CB4	CB3	CB2	CB1	CB0
CMNBL	number	02A9H	$( \vee / )$	Г		<u> </u>	W	ı	1	
	register		(0)	0	(0)	0	0	0	0	0
	B area (L)	( ) 4	-		Common no	ımber settin	g for B area	(bit7 to bit0)		
	Common		$\rightarrow$							CB8
CMNIDIT	number	03/4/1	$\overline{}$							R/W
CMNBH	register	02AAH	<u> </u>							0
	B area (H)									B area
	C1-4/		SC7 /	SC6	SCE.	SC4	SC3	SC2	804	(bit8)
	Start address		301	SC6	SC5		<u>803  </u> W	302	SC1	SC0
LSARCL	register	02ACH	0 <	0	0	0	0	0	0	0
	C area (L)	)	0			address for C				
	Start		SC15	SC14	SC13	SC12	SC11	SC10	SC9	SC8
	address		7010	) 0014	0010	R/		0010	003	1 000
LSARCM	register	02ADH	0	0	0	0	0	0	0	0
	C area (M)	4		J		ddress for C	_			
	Start		SC23	SC22	SC21	SC20	SC19	SC18	SC17	SC16
l	address		5025	5022	3021		W	1 3010	1 3017	1 3010
LSARCH	register	02AEH	0	1	0	0	0	0	0	0
	C area (H)			ı '	_	dress for C				<u> </u>
	` '				Jiun at	IOI O	5.04 (DILZO I			

## (6) LCD controller (5/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			OE007	OE006	OE005	OE004	OE003	OE002	OE001	OE000
	LCD		0200.	02000	02000		W	02002	0200.	02000
LCDOE00	OE0 control	02B0H	0	0	0	0	0	0	0	0
	register 0				OE0 c	ontrol gate of	driver of TFT	_		
			OE017	OE016	OE015	OE014	OE013	OE012	OE011	OE010
	LCD				0-0.0		W			0 = 0
LCDOE01	OE0 control register 1	02B1H	0	0	0	0	0	(0)	<b>O</b>	0
	register i				OE0 c	ontrol gate of	driver of TET	panel	l .	l.
	1.00		OE027	OE026	OE025	OE024	OE023	OE022	OE021	OE020
LCDOFOS	LCD OE0 control	OODOLL			·	R	W (V	<b>/</b> ) )		·
LCDOE02	register 2	02B2H	0	0	0	0	70/	0	0	0
	register z				OE0 c	ontrol gate o	driver of TFT	panel		
	LCD		OE037	OE036	OE035	OE034	OE033	OE032	OE031	OE030
LCDOE03	LCD OE0 control	02B3H				R	W			
LODOLOS	register 3	020311	0	0	0	0	0	0	0	0
	rogiotor o				OE0 c	ontrol gate o	driver of TFT	panel		
	LCD		OE047	OE046	OE045	OE044	OE043	OE042	OE041	OE040
LCDOE04	OE0 control	02B4H				((// \R	W			
LODOLOT	register 4	025-111	0	0	0	(0)	0	, 6	//0	0
	. og.o.o.				OE0 c	ontrol gate of	driver of TFT	panel	10/	
	LCD		OE057	OE056	OE055	OE054	OE053/	OE052	OE051	OE050
LCDOE05	OE0 control	02B5H			4()	R/	w ((			
2020200	register 5	025011	0	0	0	0	0	0/	0	0
				(			driver of TFT			
	LCD		OE107	OE106	OE105	OE104	QE103	OE102	OE101	OE100
LCDOE10	OE1 control	02C0H		$\mathcal{A}$			W		ı	Г
	register 0		0	0	0	/_0	0	0	0	0
				(2-1)			driver of TFT			
	LCD		OE117	OE116	OE115	OE114	OE113	OE112	OE111	OE110
LCDOE11	OE1 control	02C1H	•				W			
	register 1		0	0	0	0	0	0	0	0
			0512	05100	-		driver of TFT		05404	05400
	LCD		OE127	OE126	OE125	OE124	OE123	OE122	OE121	OE120
LCDOE12	OE1 control	02C2H	$(\bigcirc \land \land$	0	0	0 R/	W 0	0		0
	register 2		((o))	0			driver of TFT	0 nanal	0	0
			OE137	OE136	OE135	OE134	OE133	OE132	OE131	OE130
	LCD <	1	OE 137	OE 130	(0E/135)		W	UE 132	UEISI	OE 130
LCDOE13	OE1 control	02C3H	0	_0	0	0	0	0	0	0
	register 3					_	driver of TFT			
			OE147	OE146	OE145	OE144	OE143	OE142	OE141	OE140
	LCD./		OL 147	0-140	02170		W	02172	LOLITI	02170
LCDOE14	OE1 control	02C4H	0 /	> 0	0	0	0	0	0	0
	register 4				-	· ·	driver of TFT	_		
_	(.(.		OE157	OE156	OE155	OE154	OE153	OE152	OE151	OE150
Longs	LCD	000=::		7=.00			W			
LCDOE15	OE1 control	02C5H	(0	0	0	0	0	0	0	0
	register 5			7	_	<u>~</u>	driver of TFT	_	·	1
			$\leftarrow$							

## (6) LCD controller (6/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	LCD		OE207	OE206	OE205	OE204	OE203	OE202	OE201	OE200
LCDOE20	OE2 control	02D0H				R/	W			
LCDOL20	register 0	020011	0	0	0	0	0	0	0	0
	register o				OE2 c	ontrol gate o	Iriver of TFŢ	panel		
	LCD		OE217	OE216	OE215	OE214	OE213	QE212	OE211	OE210
LCDOE21	OE2 control	02D1H				R/	W			
LODOLZI	register 1	020111	0	0	0	0	0	((0))	> 0	0
					OE2 c	ontrol gate o	Iriver of TET	panel		
	LCD		OE227	OE226	OE225	OE224	OE223	OE222	OE221	OE220
LCDOE22	OE2 control	02D2H				R/	M (\\	/ ))		
LODOLZZ	register 2	VZDZII	0	0	0	0	70		0	0
	.09.010				OE2 c	ontrol gate o	Iriver of TFT	panel		
	LCD		OE237	OE236	OE235	OE234	OE233	OE232	OE231	OE230
LCDOE23	OE2 control	02D3H				R/	W			
LODOLZO	register 3	OZDON	0	0	0	0 (	0	0	0	0
	.09.0.0.				OE2 c	ontrol gate o	Iriver of TFT	panel		
	LCD		OE247	OE246	OE245	OE244	OE243	OE242	OE241	OE240
LCDOE24	OE2 control	02D4H				((// \R/	W			
LODOLZ4	register 4	020411	0	0	0	*\ <b>\</b>	0	0	0	0
	rogiotor r				OE2 c	ontrol gate o	Iriver of TFT	panel	10//	
	LCD		OE257	OE256	OE255	OE254	OE253/	OE252	OE251	OE250
LCDOE25	OE2 control	02D5H			4	R/	W ((			
LODOLZO	register 5	020011	0	0	0	0	0		0	0
	109.0.0.0				OE2 c	ontrol gate o	Iriver of TFT	panel		

### (7) Touch screen I/F

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TSI7		PTST	TWIEN	PYEN	PXEN	MYEN	MXEN
			R/W		R	R/W	R/W	R/W	R/W	R/W
	Touch		0		0	0	0	0	0	0
TSICR0	screen I/F	04 5011	0: Disable		Detection	INT4	SPY	(SPX	SMY	SMX
ISICKU	control	01F0H	1: Enable		condition	interrupt	0: OFF	0:OFF	0: OFF	0 : OFF
	register 0				0: no	control	1 : ON	1:ON	1 : ON	1 : ON
					touch	0: Disable		((,)	>	
					1: touch	1: Enable				
			DBC7	DB1024	DB256	DB64	DB8( ( )	7/ ØB4	DB2	DB1
	Touch		R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
TOLOD4	screen I/F	04.5411	0	0	0	0	0	0	0	0
TSICR1	control	01F1H	0: Disable	1024	256	64	(8)	4	2	1
	register 1		1: Enable		De-bound	e time is set	: by "(N × 64	- 16)/f _{SYS} "	- formula.	
					"N" is su	m of numbe	r which is se	t to "1" in bit	6 to bit0.	

### (8) SDRAM controller

(6)	SDRAW CO	71101 01101				_ \		$\langle \cdot \rangle$	//_	
Symbol	Name	Address	7	6	5	4	3	(2)		0
			_	-	SMRD	SWRC	SBST	SBL1	SBL0	SMAC
					.(	R/	W ((			
			0	0	0	> 0	0	(1)	0	0
SDACR1	SDRAM access control register 1	0250H	Always write "0"	Always write "0"	Mode register set delay time 0:1 clock 1:2 clocks	Write recovery time 0:1 clock 1:2 clocks	Burst stop command 0: recharge all 1:Burst stop	Select reachlength 00: Reserv 01: Full page Burst v 10: 1 word Single 11: Full page Single	ed ge read, vrite read, write ge read	SDRAM controller 0: Disable 1: Enable
			H	A.		SBS	SDRS1	SDRS0	SMUXW1	SMUXW0
	SDRAM			3				R/	W	
	access		7		4	// 0	0	0	0	0
SDACR2	control register 2	0251H			(7/5	Number of banks	Selecting F address size		Selecting a Multiplex ty	
							SRS2	SRS1	SRS0	SRC
							01102		W	0.10
	SDRAM			1			0	0	0	0
SDRCR	refresh control register	0252H			$\Rightarrow$		Refresh int 000: 47 sta 001: 78 sta 010: 97 sta 011: 124 st	ites 100: ites 101: ites 110:	156 states 295 states 249 states 312 states	Auto refresh 0: Disable 1: Enable
		$\langle \rangle$	4	Ţ				SCMM2	SCMM1	SCMM0
SDCMM	SDRAM	00501	$\mathcal{A}_{\mathcal{A}}$					_	R/W	_
	command register	0253H						0 Iss	uing comma	0 and

### (9) 8-bit timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
Symbol	Name	Audress	TA0RDE	_		4	12TA01	TA01PRUN		TA0RUN
			R/W	//			IZTAUT		W	TAURUN
			0	$\overline{}$			0	0	0	0
TA01RUN	TMRA01 RUN	110011	Double				IDLE2			
TAUTRUN	_	1100H	buffer				0: Stop	TMRA01	UP counter	UP counter
	register		0: Disable				1: Operate	prescaler	(UC1)	(UC0)
			1: Enable				1. Operato	0: Stop and		
								1: Run (Co	unt up)	
	8-bit timer	1102H				-	- (	$\rightarrow$		
TA0REG	register 0	(Prohibit					<u>M</u> ((			
		RMW)				Unde	efined			
TA4DE0	8-bit timer	1103H				-				
TA1REG	register 1	(Prohibit RMW)					N (	>		
		KIVIVV)	TA 0 4 1 4 4	T404140	DIMINAGA		efined	TA 401 1/0	T40011/4	T4001160
			TA01M1	TA01M0	PWM01	PWM00	TA1CLK1	TA1CLK0	TA0CLK1	TA0CLK0
			0	0	0		W	0 ^	0	0
	TMRA01				PWM cycle	0	Source clock		1 -	_
TA01MOD	mode	1104H	Operation in 00: 8-bit tin		00: Reserv		00: TA0TR	1/	Source clock 00: Reserv	
	register		00. 8-bit till 01: 16-bit ti		00. Reserv		00. ΤΑΟΤΚ 01: φT1	, V	01: ¢T1	-u
			10: 8-bit PF		10: 2 ⁷		10: φT16	1/	10: \psi T4	
			11: 8-bit P\		11: 28		11: φT256	2 //	11: φT16	
					THE S		TA1FFC1	TA1FFC0	TA1FFIE	TA1FFIS
					1	1	7	$N \sim 1$	R	W
	TMRA1	1105H		$\overline{}$			$\langle h \rangle$	<u>1</u>	0	0
TA1FFCR	flip-flop	(Prohibit					00: Invert		TA1FF	TA1FF
	control	`RMW)		$\mathcal{A}$			01: Set TA		control for	Inversion
	register						10: Clear 1		inversion	select
							11: Don't c	are	0: Disable 1: Enable	0: TMRA0
			TA1RDE	$\leftarrow$			12TA23	TA23PRUN		1: TMRA1 TA2RUN
			R/W				12/1 A23		W	TAZKUN
	TMDAGG		0	$\frac{1}{\sqrt{2}}$		A-	0	0	0	0
TA23RUN	TMRA23 RUN	1108H	Double	)) \	_		IDLE2			_
TAZSIKUN	register	110011	buffer		/	(2)	0: Stop	TMRA23	UP counter	UP counter (UC4)
	. og.oto.		0: Disable			7/ ~	1: Operate	prescaler 0: Stop and	(UC3)	(004)
			1: Enable			$\rightarrow$		1: Run (Co		
		(11011)		^	$(///\wedge$		j	1. IXuII (CO	un up)	
TA2REG	8-bit timer <	110AH (Prohibit		$\overline{}$	(					
IAZINEG	register 2	RMW)		_	$\overline{}$		ofined			
		110BH	>							
TA3REG	8-bit timer	(Prohibit	/	-//						
	register 3	RMW)				-	efined			
	<del>→</del>	V)	TA23M1 /	>TA23M0	PWM21	PWM20	TA3CLK1	TA3CLK0	TA2CLK1	TA2CLK0
							W			
^	TMPAGG	1	0	0	0	0	0	0	0	0
TA23MOD	TMRA23 mode	110CH	Operation		PWM cycle			k for TMRA3	Source clock	
TAZSIVIOD	register	11000	00: 8-bit tin		00: Reserv		00: TA2TR		00: Reserv	
	register		01: 16-bit ti	/	01: 2 ⁶		01: φT1		01: φT1	
		>	10: 8-bit PF		10: 2 ⁷		10: φT16		10: φT4	
			11: 8-bit P\	VM mode	11: 2 ⁸		11: φT256		11: φT16	1
	~		<i>&gt;//</i>				TA3FFC1	TA3FFC0	TA3FFIE	TA3FFIS
	TMDAG							N		/W
	TMRA3	110DH					1	1	0	0
TA3FFCR	flip-flop control	(Prohibit					00: Invert	-	TA3FF	TA1FF
	register	RMW)					01: Set TA		control for	inversion
	. ogiotoi						10: Clear T		inversion 0: Disable	select 0: TMRA2
							11. DOILE	aic	1: Enable	1: TMRA3
		L			L	l .	l .		i. Liidbie	I. IIVII\AS

### (10) 16-bit timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			TB0RDE	_			I2TB0	TB0PRUN		TB0RUN
			R/W	R/W			R/W	R/W		R/W
	TMRB0		0	0			0	0		0
TB0RUN	RUN	1180H	Double	Always			IDLE2	TMRB0		UP counter
	register		buffer	write "0"			0: Stop	prescaler		(UC10)
	ū		0: Disable				1: Operate	0: Stop and	l clear	(00.0)
			1: Enable					1: Run (Co		
					TB0CP0I	TB0CPM1	ТВ0СРМ0	TBOCLE	TB0CLK1	TB0CLK0
				/W	W*	TBUCFIVIT	TBOCFINO	/ R/W	IDUCLKI	IBUCERU
			0	0	1	0	0		0	0
	TMRB0	1182H	Always writ	_	Execute	Capture tin	1 1	Control	TMRB0 so	_
TB0MOD	mode	(Prohibit	7 awayo wiii		software	00: Disable		up counter		
	register	`RMW)			capture	01: Reserv	1 1 1 1 1	0: Disable	01: φT1	ou
					0: capture	10: Reserv		clearing	10: φT4	
					1: Undefined	11: TA1OL		1: Enable	11: þT16	
						TA1OL	ĮΤ↓ ↓	clearing		
			-	-	TB0CT1	TB0C0T1	TB0E1T1	TB0E0T1	TB0FF0C1	TB0FF0C0
			V	<b>/</b> *		$((//\langle \cdot \rangle))$	R/W		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	<b>/</b> *
			1	1	0	(V)	0		//_1)	1
	TMRB0		Always writ	te "11".		version trigg	er	1/6	Control TB	0FF0
	flip-flop	1183H			0: Disable			$\supset \backslash \backslash \rangle$	00: Invert	
TB0FFCR	control	(Prohibit			1: Enable t		((	V	01: Set	
	register	RMW)			Invert when		Invert when	. / /	10: Clear	
	Ü			/				the UC value		
						is loaded in	matches the	1 1	* Always re	ead as "11"
				.(_	to	to	value in	value in		
	16-bit timer	1188H		(1)	TBUCPTH/L.	TBUCPUH/E.	TB0RG1H/L	I BURGUH/L		
TB0RG0L	register 0	(Prohibit			<del>\</del>		<u></u>			
IDUNGUL	low	RMW)					efined			
	16-bit timer	1189H				UNUE	enned			
TB0RG0H	register 0	(Prohibit		<del>}                                    </del>		^ 1				
IDUNGUII	high	RMW)	- ((	$\overline{}$			efined			
	16-bit timer	118AH		<del>-                                    </del>		Unide	enneu			
TB0RG1L	register 1	(Prohibit								
DONGIL	low	RMW)	((// {)			34 1	efined			
	16-bit timer	118BH	(-)		(1)	V Unite	JIII IGU			
TB0RG1H	register 1	(Prohibit			<del>-{\// }</del>	1.				
1 DOI CO III	high	RMW)	7		$\overline{}$		efined			
		()				Unide	enneu			
TB0CP0L	Capture register 0	118CH	>	7			 R			
I BOOT OF	low	110011					efined			
					<del>\</del>					
TRACRALI	Capture	118DH	/	<del>\</del>	~		 R			
TB0CP0H	register 0 high	ПОПП	A	(						
	11-						efined			
TDOODAL	Capture	440511		$\rightarrow$						
TB0CP1L	register 1	118EH	1	<del>\</del>			<u> </u>			
	low			<u> </u>		Unde	efined			
TDOCE	Capture	446=:								
TB0CP1H	register 1	118FH					ξ			
	high					Unde	efined			

## (11) UART/serial channel (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial	1200H	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC0BUF	channel 0	(Prohibit	TB7	TB6	TB5	TB4	TB3	TB2	TB1	TB0
COODO	buffer	RMW)			R (F	Receiving)/W	/ (Transmiss	sion)		
	register	,					efined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
			R		W	,	ear 0 after re			W
	Serial		Undefined	0	0	0	0	( 0 )	> 0	0
SC0CR	channel 0 control	1201H	Receive	Parity	Parity		1: Error		0: SCLK0↑	0: Baud
	register		data bit8	0: Odd 1: Even	0: Disable 1: Enable	Overrun	Parity	Framing	1: SCLK0↓	rate
	. og.oto.			I. LVEII	1. LIIADIE	<	// //			generator 1: SCLK0
										pin input
			TB8	CTSE	RXE	WU	SM1	> SM0	SC1	SC0
						_	W			
	Serial		0	0	0	0(	0	0	0	0
	channel 0		Trans-	0: CTS	0: Receive	Wake-up	00: I/O Inte	rface mode	00: TAOTE	₹G
SC0MOD0	mode 0	1202H	mission	disable	disable	0: Disable			01: Baud i	rate
	register		data bit8	1: CTS	1: Receive	1; Enable	10: 8-bit U		genera	
	· ·			enable	enable	(V/ ))	11: 9-bit U	ART mode	10: Interna	
							_	170	11: Extern	
				BR0ADDE	BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	(0 input)
	Serial			BRUADDE	DRUCKI	DRUCKU	R/W	DRUSZ	DKUST	BR0S0
	channel 0		0	0	0	0	0	<b>1</b> 0	0	0
BR0CR	baud rate	1203H	Always	(16-K)/16	00: \$10	0			U	U
	control		write "0"	divided	00. φτο 01: φT2		((///	<u> </u>		
	register			0: Disable	10: φT8			Divided frequ	uency setting	g
				1: Enable	11: ∳T32					
	Serial					T	BR0K3	BR0K2	BR0K1	BR0K0
	channel 0							R/	W	
BR0ADD	K setting	1204H					<b>\</b> /0	0	0	0
	register			7 ~		$\wedge$		Sets frequen	•	
				1-1			(d	ivided by N	+ (16 – K)/1	6).
	0 1		I2S0	FDPX0	7					
	Serial channel 0		R/W	R/W		1				
SC0MOD1	mode 1	1205H	IDLE2	0 Duplex		3				
	register		0: Stop	0: Half duplex	(0/1					
	<	( ) / _	1: Operate	1: Full duplex	$(\vee \langle \ \rangle)$					
		14/	PLSEL	RXSEL	TXEN	RXEN	SIRWD3	SIRWD2	SIRWD1	SIRWD0
			5		7/		W	J		
			0	0	0	0	0	0	0	0
	IrDA /		Select	Receive	Transmit	Receive	Select rece	ive pulse wi	dth	•
SIRCR	control	1207H	transmit	data	0: Disable	0: Disable		ve pulse wi		al or more
	register		pulse	0: "H" pulse	1: Enable	1: Enable		value + 1) +		
		(	width	1: "L" pulse			Can be set	•		
		)	0: 3/16				Can not be			
			1: 1/16					-		

## (11) UART/Serial channel (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
SC1BUF	Serial channel 1	1208H (Prohibit	RB7 TB7	RB6 TB6	RB5 TB5	RB4 TB4	RB3 TB3	RB2 TB2	RB1 TB1	RB0 TB0
301001	buffer	RMW)			R (R	•	V (Transmiss	sion)		
	register	,					efined			
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	IOC
	0		R	0 R/	W 0	0 R (Cle	ear 0 after re 0	1 1 1		W 0
	Serial channel 1		Undefined Receive	Parity	Parity	U	1: Error	(0)	0 0: SCLK1↑	_
SC1CR	control	1209H	data bit8	0: Odd 1: Even	0: Disable 1: Enable	Overrun	Parity	Framing	1: SCLK1↓	0: Baud rate
	-							>		generator 1: SCLK1 pin input
			TB8	CTSE	RXE	WU	SM1	SM0	SC1	SC0
						(R	W			
	Serial		0	0	0	01	0	0 ^	(0)	0
SC1MOD0	channel 1 mode 0 register	120AH	Trans- mission data bit 8	0: CTS disable 1: CTS enable	0: Receive disable 1: Receive enable	Wake-up 0: Disable 1: Enable	01: 7-bit U/ 10: 8-bit U/	//	00: TA0TR 01: Baud ra genera 10: Interna 11: Externa	ate tor I clock f _{IO}
					7			$\supset \backslash \backslash$	(SCLK	1 input)
			=	BR1ADDE	BR1CK1	BR1CK0	BR1S3	BR1S2	BR1S1	BR1S0
	Serial		_	- /		1	W		1 <u>-</u>	_
BR1CR	channel 1 baud rate control register	120BH	0 Always write "0"	0 (16 - K)/16 divided 0: Disable 1: Enable	0 00: φT0 01: φT2 10: φT8 11: φT32	0	0	0 Divided frequ	0 uency settino	0
	Serial			16-77			BR1K3	BR1K2	BR1K1	BR1K0
BR1ADD	channel 1 K	120CH					0	R/ 0	W 0	0
BRIADD	setting register	120011		(	(			Sets frequen	cy divisor "K	733
			12\$1	FDPX1						
	Serial		(R/W	R/W		2/~				
SC1MOD1	channel 1 mode 1 register	120DH	0 IDLE2 0: Stop 1: Operate	0 Duplex 0: Half duplex 1: Full duplex						

## (12) USB controller (1/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
, and the second	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM0	RAM 0	0500H		I		R	/W			I
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM1	RAM 1	0501H		ı		R	/W	7/		l.
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM2	RAM 2	0502H		•	•	R	W	$\overline{\mathcal{M}}$		•
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5	D4	D3	D2	D1	D0
Descriptor RAM3	RAM 3	0503H				R	W			
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5	D4 /	D3	D2	D1	D0
Descriptor RAM381	RAM 381	067DH				√ (R	W			
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5	D4	<b>√</b> D3	D2 -	D1	D0
Descriptor RAM382	RAM 382	067EH		T	1	<del> </del>	W _	$\mathcal{L}(\mathcal{L})$		1
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Descriptor		D7	D6	D5 (	D4	D3	D2	<b>D</b> 1	D0
Descriptor RAM383	RAM 383	067FH		<del>1</del>			/W /	$\langle \rangle$	·	ı
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Factoriato	Endpoint 0	070011	EP0_DATA7	EP0_DATA6	EP0_DATA5	<b>-</b>	7 ~ )	EP0_DATA2	EP0_DATA1	EP0_DATA0
Endpoint0	register	0780H	11. 1.6 1	11 15	(1, 1, 5)	t	/W ( //	<u> </u>	11. 1.6 1	11. 1.6 1
			Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
Endpoint1	Endpoint 1	0781H	EPT_DATA/	EPT_DATA6	EPT_DATA5		EP1_DATA3 /W	EP1_DATA2	EPT_DATAT	EP1_DATA0
Епаропи	register	0/0111	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
				//			EP2_DATA3			EP2_DATA0
Endpoint2	Endpoint 2	0782H	LI Z_BITTI	23711710	LI Z_BITINO		/W /	LI Z_DITINE	LI Z_D/(I/(I	LI Z_D/TI/TO
·	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Endnaint 2		EP3_DATA7	EP3_DATA6	EP3_DATA5	EP3_DATA4	EP3_DATA3	EP3_DATA2	EP3_DATA1	EP3_DATA0
Endpoint3	Endpoint 3 register	0783H				R	/W			
	register		Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined	Undefined
	Endpoint 1				Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
EP1_MODE	mode	0789H			$((/// \le$		R/	W		
	register (	1/			\ O	/ 0	0	0	0	0
	Endpoint 2	/ \			Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
EP2_MODE	mode	078AH					R/	W		
	register				0	0	0	0	0	0
	Endpoint 3				Payload[2]	Payload[1]	Payload[0]	Mode[1]	Mode[0]	Direction
EP3_MODE	mode	078BH			. —		R/	W		
	register			$\overline{}$	0	0	0	0	0	0

### (12) USB controller (2/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
<u> </u>	Endpoint 0	7 144 1 0 0 0		TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO DISABLE	_
EP0_STATUS	status	0790H			l		R			
	register			0	0	1	1	1	0	0
	Endpoint 1			TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	STAGE_ERR
EP1_STATUS	status	0791H					R	7/	1	
	register			0	0	1	1	(1)	0	0
	Frank oint O		$\overline{}$	TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	_
EP2 STATUS	Endpoint 2 status	0792H	$\overline{}$	100022	000. 2.10	0171100[2]	R (7)	/ ^	0_5.0.1522	017102_21111
2. 2_0.700	register	0.02	$\overline{}$	0	0	1	1	))1	0	0
			$\overline{}$	TOGGLE	SUSPEND	STATUS[2]	STATUS[1]	STATUS[0]	FIFO_DISABLE	_
ED2 STATUS	Endpoint 3 status	0793H		TOGGLE	SUSPEND	31A103[2]		STATUS[U]	FIFO_DISABLE	STAGE_ERK
EP3_STATUS	register	079311		0		4 0	R	4		0
	_			0	0	1		1	0	0
	Endpoint 0 size		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP0_SIZE_L_A	register	0798H	1	0	0	0	1	e Z	0	0
	Low A			· ·	· ·		_			Ů
	Endpoint 0		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP1_SIZE_L_A	size register	0799H				R	i	110		
	Low A		1	0	0-1	0	1	0	0	0
	Endpoint 2		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP2_SIZE_L_A	size	079AH				R			U.	l
2.0.22_2,	register	0707111	1	0	0	0	((1//	0	0	0
	Low A		DICT ACTIVE	DATAGGE	DATAOIZEE	DATA01754	DATA01750	DATAGIZEG	DATA01754	DATA017E0
	Endpoint 3 size		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4 R	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP3_SIZE_L_A	register	079BH	1	0	0	0 "	))1	0	0	0
	Low A		!		U		J/'	U	U	U
	Endpoint 1		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP1_SIZE_L_B	size	07A1H		^ \	T	R			1	,
	register Low B		0 //	<u>)</u> ø	0	7/6	1	0	0	0
	Endpoint 2		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATASIZE2	DATASIZE1	DATASIZE0
EP2 SIZE L B	size	07A2H		)		R	•	•	•	•
	register		0	0	(0)	0	1	0	0	0
1	Low B Endpoint 3		PKT_ACTIVE	DATASIZE6	DATASIZE5	DATASIZE4	DATASIZE3	DATACIZES	DATASIZE1	DATACIZEO
	size	074011	PRI_ACTIVE	DATASIZEO	DATASIZES	R		DATASIZE2	DATASIZET	DATASIZE0
EP3_SIZE_L_B	register	07A3H	> 0	0	0	0	1	0	0	0
	Low B		· ·	19/	Ů					
	Endpoint 1							DATASIZE9	DATASIZE8	DATASIZE7
EP1_SIZE_H_A	size / register	07A9H		$\nearrow$					R	1
	High A		\					0	0	0
	Endpoint 2	))						DATASIZE9	DATASIZE8	DATASIZE7
EP2_SIZE_H_A	size	07AAH							R	
	register High A		$\mathcal{M}$	/ <b>&gt;</b>				0	0	0
	Endpoint 3		A.					DATASIZE9	DATASIZE8	DATASIZE7
EDS CIZE II A	size	074011						DATAGIZES	R	DATAGIZET
EP3_SIZE_H_A	register	07ABH						0	0	0
	High A									

(12) USB controller (3/6)

EPI_SIZE_H_B   Endpoint 1   Size   register   High B	Symbol	Name	Address	7	6	5	4	3	2	1	0
Per   Size   High B		Endpoint 1							DATASIZE9	DATASIZE8	DATASIZE7
Fegister   High B	EP1 SIZE H B		07B1H							R	
EP2_SIZE_H_B   Size register   High B		•	-						0	0	0
Pegister High B		Endpoint 2							DATASIZE9	DATASIZE8	DATASIZE7
High B	EP2_SIZE_H_B		07B2H						( )	R	•
BP3_SIZE_H_B   SiZe register High B		•						R		0	0
Page		•						ZX	DATASIZE9	DATASIZE8	DATASIZE7
High B	EP3_SIZE_H_B		07B3H							R	1
bmRequestType         Type register         07C0H         R         R         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O		J						S	0	0	0
Pegister   0		bmRequest-		DIRECTION	REQ_TYPE1	REQ_TYPE0	RECIPIENT4	RECIPIENT3	RECIPIENT2	RECIPIENT1	RECIPIENT0
BRequest register   O7C1H   REQUEST6   REQUEST5   REQUEST2   REQUEST3   REQUEST3   REQUEST3   REQUEST3   REQUEST3   REQUEST4   REQUEST5   REQUEST3   REQUEST3   REQUEST4   REQUEST5   REQUEST4   REQUEST5   REQUEST5   REQUEST5   REQUEST5   REQUEST5   REQUEST5   REQUEST5   REQUEST5   REQUEST6   REQ	bmRequestType		07C0H			T	A/ F		1		1
bRequest register register   07C1H		register		0	0	0	0	0	0>	0	0
WValue		hDoguest		REQUEST7	REQUEST6	REQUEST5	REQUEST4	REQUEST3	REQUEST2	REQUEST1	REQUEST0
WValue register Low         WValue register Low         VALUE_L7         VALUE_L6         VALUE_L5         VALUE_L4         VALUE_L3         VALUE_L2         VALUE_L1         VALUE_L0           WValue register High         WValue register High         07C3H         VALUE_H7         VALUE_H6         VALUE_H5         VALUE_H4         VALUE_H3         VALUE_H2         VALUE_H1         VALUE_H0           Wlndex register Low         07C3H         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	bRequest		07C1H		1	<del> </del>	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				ı
WValue_L   register   Low		. og.oto.		0	0	0	0	0	04	// 0	0
Note		wValue		VALUE_L7	VALUE_L6	VALUE_L5	VALUE_L4	VALUE_L3	VALUE_L2	VALUE_L1	VALUE_L0
wValue_H         wValue_register High         07C3H         VALUE_H7         VALUE_H6         VALUE_H3         VALUE_H3         VALUE_H2         VALUE_H1         VALUE_H0           wIndex_L         Windex_register Low         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	wValue_L	-	07C2H			4( )	F		$\langle a \rangle$	1	
wValue_H         register High         07C3H         INDEX_L6         INDEX_L5         INDEX_L4         INDEX_L3         INDEX_L2         INDEX_L1         INDEX_L0           wIndex_L         register Low         07C4H         INDEX_L7         INDEX_L6         INDEX_L5         INDEX_L4         INDEX_L3         INDEX_L2         INDEX_L1         INDEX_L0           wIndex_register Low         07C4H         INDEX_H7         INDEX_H6         INDEX_H5         INDEX_H4         INDEX_H3         INDEX_H2         INDEX_H1         INDEX_H0           wLength register Low         07C5H         07C5H         07C5H         07C5H         07C5H         07C6H         07C6H </td <td></td> <td>Low</td> <td></td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>~//o</td> <td>0</td> <td>0</td>		Low		0	0	0	0	0	~//o	0	0
High				VALUE_H7	VALUE_H6	VALUE_H5		+	VALUE_H2	VALUE_H1	VALUE_H0
Windex register Low	wValue_H		07C3H		-					ı	
wIndex_L         register Low         07C4H         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R		High		0	0/1	0	0	0	0	0	0
Low   O O O O O O O O O O O O O O O O O O		wIndex		INDEX_L7	INDEX_L6	INDEX_L5	INDEX_L4	INDEX_L3	INDEX_L2	INDEX_L1	INDEX_L0
wIndex_H         WLength_register Low         WLength_register         Undex_H         INDEX_H7         INDEX_H6         INDEX_H5         INDEX_H4         INDEX_H3         INDEX_H2         INDEX_H1         INDEX_H0           WLength_register Low         WLength_register         Undex_H7         Undex_H6         Undex_H5         INDEX_H4         INDEX_H2         INDEX_H1         INDEX_H1         INDEX_H0           WLength_register         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	wlndex_L	•	07C4H				F	1)	•	T	•
wIndex_H         register High         07C5H         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R         R <td></td> <td>Low</td> <td></td> <td>0</td> <td></td> <td>0</td> <td>0</td> <td><b>\</b> 0</td> <td>0</td> <td>0</td> <td>0</td>		Low		0		0	0	<b>\</b> 0	0	0	0
WLength_L         WLength register Low         Usensted Low         Length_H         Leng		wIndex		INDEX_H7	INDEX_H6	INDEX_H5	NDEX_H4	INDEX_H3	INDEX_H2	INDEX_H1	INDEX_H0
wLength_L         vLength register Low         LENGTH_Lf         LENGTH_L6         LENGTH_L5         LENGTH_L4         LENGTH_L3         LENGTH_L2         LENGTH_L1         LENGTH_L0           wLength register wLength_H         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	wIndex_H		07C5H			_	F	}			
wLength_L         register Low         07C6H         R           wLength_H         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         <		High		0	<u></u> 0	0 /	0	0	0	0	0
wLength_L         register Low         07C6H         R           wLength_H         wLength register         07C7H         LENGTH_H6         LENGTH_H5         LENGTH_H4         LENGTH_H3         LENGTH_H2         LENGTH_H1         LENGTH_H0		wLenath		LENGTH_L7	LENGTH_L6	LENGTH_L5	LENGTH_L4	LENGTH_L3	LENGTH_L2	LENGTH_L1	LENGTH_L0
wLength register 07C7H LENGTH_H6 LENGTH_H5 LENGTH_H4 LENGTH_H3 LENGTH_H2 LENGTH_H1 LENGTH_H0  R	wLength_L		07C6H			$\bigcap_{\Lambda}$	F	2			
wLength_H register 07C7H R		Low		0	0	(Vø ))	0	0	0	0	0
wLength_H register 07C7H R		wLenath		LENGTH_H7	LENGTH_H6	LENGTH_H5	LENGTH_H4	LENGTH_H3	LENGTH_H2	LENGTH_H1	LENGTH_H0
High 0 0 0 0 0 0	wLength_H	-	07C7H			7/		₹			
		High		√ 0	0	6	0	0	0	0	0

**TOSHIBA** 

## (12) USB controller (4/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	SetupRece		D7	D6	D5	D4	D3	D2	D1	D0
SetupReceived	ived	07C8H				W	l .			l .
	register		0	0	0	0	0 <	0	0	0
	Current_		REMOTEWAKEUP		ALTERNATE[1]	ALTERNATE[0]	INTERFACE[1]	INTERFACE[0]	CONFIG[1]	CONFIG[0]
Current_Config	Config	07C9H	R				( F			
	register		0		0	0	0		0	0
	Standard-		S_INTERFACE	G_INTERFACE	S_CONFIG	G_CONFIG	G_DESCRIPT	S_FEATURE	C_FEATURE	G_STATUS
Standard Request	_	07CAH				R		))		
	register		0	0	0	0	0	0	0	0
				SOFT_RESET	G_PORT_STS	G_DEVICE_ID	VENDOR	CLASS	ExSTANDARD	STANDARD
Request	Request register	07CBH					R			
	rogiotoi			0	0	0	0	0	0	0
	DATAGET		EP3_DSET_B	EP3_DSET_A	EP2_DSET_B	EP2_DSET_A	EP1_DSET_B	EP1_DSET_A	1	EP0_DSET_A
DATASET1	DATASET 1 register	07CCH			R		,	25		R
	. rogiotoi		0	0	0 \	<b>// 0</b> )	0	(0)		0
	DATACET		EP7_DSET_B	EP7_DSET_A	EP6_DSET_B	EP6_DSET_A	EP5_DSET_B	EP5_DSET_A	EP4_DSET_B	EP4_DSET_A
DATASET2	DATASET 2 register	07CDH			1	R				
	_ : - g : :		0	0	0	0	0(/	Ŏ	0	0
	USB							Configured	Addressed	Default
USB_STATE	state	07CEH		4	1/1/			R/W	F	₹
	register						(AS)	0	0	1
	EOP		EP7_EOPB	EP6_EOPB	EP5_EOPB	EP4_EOPB	EP3_EOPB	EP2_EOPB	EP1_EOPB	EP0_EOPB
EOP	register	07CFH			> <	W		1	1	ı
			1		1	1	// 1	1	1	1
	Command			EP[2]	EP[1]	EP[0]		Command[2]	Command[1]	Command[0]
COMMAND	register	07D0H		$\wedge$	_ <		W	1	1	I
			1	))0	0	0	0	0	0	0
	Endpoint		EP3_SELECT	•	EP1_SELECT		EP3_SINGLE	EP2_SINGLE	EP1_SINGLE	
EPx_SINGLE1	1 single register	07D1H	$( \vee / )$	R/W				R/W		
	regiotei		0	0	0		0	0	0	
ED 0004	Endpoint	0700//	EP3_SELECT	R/W	EP1_SELECT		EP3_BCS	EP2_BCS	EP1_BCS	
EPx_BCS1	1 BCS register	07D3H						R/W		
	_		0 <		0		0	0	0	Ctatura and
INT_Control	Interrupt control	07D6H		The						Status_nak R/W
INT_Control	register	07000								
			C Interfed	G Interface	C Config	G_Config	C Descript	C Footure	C Feature	O Status
Standard Request	Standard Request	075011	S_Interface	о_ппепасе	S_Config	G_Config R/V	G_Descript	S_Feature	C_reature	G_Status
Mode	mode	07D8H	0	0	0	0	0	0	0	0
	register		> (( )	U	U		U	U	U	U
	Request			Soft_Reset	G_Port_Sts	G_DeviceId				
Request Mode	mode	07D9H			R/W	1				
	register		7	0	0	0				

### (12) USB controller (5/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Port		Reserved7	Reserved6	PaperError	Select	NotError	Reserved2	Reserved1	Reserved0
Port Status	status	07E0H				W				
	register		0	0	0	1	1_	0	0	0
	Frame		-	T[6]	T[5]	T[4]	T[3]	T[2]	T[1]	T[0]
FRAME_L	register	07E1H			•	R				•
	Low		0	0	0	0	0	) )ŏ	0	0
			T[10]	T[9]	T[8]	T[7]	1	CREATE	FRAME_STS1	FRAME_STS0
FRAME_H	Frame	07E2H		R			44		R	
	register H		0	0	0	0		0	1	0
				A6	A5	A4 ((	A3	A2	A1	A0
ADDRESS	Address	07E3H			I.		R	l	I	l .
	register			0	0	. 0	0	0	0	0
	USB					AT.		AL	<b>A</b>	USBREADY
USBREADY	ready	07E6H						KI		R/W
	register					WAR.		20		0
	Set-						- X	941		S_D_STALL
Set Descriptor	Descriptor	07E8H			#					W
STALL	stall	072011			Xa)		46	N T		0
	register							/		
	USB		INT_URST_STR	INT_URST_END	INT_SUS R/V	INT_RESUME	INT_CLKSTOP	INT_CLKON		
LICOINTEDA	interrupt	07F0H	0	0	0 17/	0				
USBINTFR1	flag	07700	_	71				0		
	register 1		When read	9		When write	0: Clear flag			
				1: Generate	-	50/5 0	11 -	500 5 . A	500 5111 B	500 5 · 0
	USB		EP1_FULL_A	EP1_Empty_A	EP1_FULL_B	EP1_Empty_B R/W	7	EP2_Empty_A	EP2_FULL_B	EP2_Empty_B
USBINTFR2	interrupt	07F1H	0	0	0 \	0	0	0	0	0
OSBINTI KZ	flag	071 111	0 ((		-		When write	_		U
	register 2			Wichitead	1: Generate	-1/	WIICH WIIIC	1: –		
			EP3_FULL_A	EP3_Empty_A						
			R/			$\sim$				
			0	0	A D					
	USB interrupt			ot generate						
USBINTFR3	flag	07F2H	Vilon road one	interrupt						
	register 3		1:G	enerate						
		17		interrupt	<b>.</b>					
	ζ		When write 0: 0	Clear flag						
			1:-							
^	USB		INT_SETUP	INT_EP0	INT_STAS	INT_STASN R/W	INT_EP1N	INT_EP2N	INT_EP3N	EP2_Empty_B
USBINTFR4	interrupt	07F3H	> 0	0	0	t	0	0	0	0
USBIN1FK4	flag	0/730		1 1	_	0		_		0
	register 4	,		vvnen read	0: Not gen 1: Generat	erate interrupt	When write		ag	
					i. Generat	e interrupt		1: –		

## (12) USB controller (6/6)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			MSK_URST_STR	MSK_URST_END	MSK_SUS	MSK_RESUME	MSK_CLKSTOP	MSK_CLKON		/
	USB				R/	W				/
USBINTMR1	interrupt mask	07F4H	1	1	1	1	1 🚫	1		
	register 1		WI	hen read 0: Be		When write	0: Clear flag	7		
				1: Be	e masked	1	:- (			
			EP1_MSK_FA	EP1_MSK_EA	EP1_MSK_FB	EP1_MSK_EB	EP2_MSK_FA	EP2_MSK_EA	EP2_MSK_FB	EP2_MSK_EB
	USB interrupt					RΛ	V ()			
USBINTMR2	mask	07F5H	1	1	1	1 <	\ \\/	)) 1	1	1
	register 2			Wh	en read 0: Be	e not masked	When write (	: Clear flag		
					1: Be mas	sked	( ) 1:	=	-	
			EP3_MSK_FA	EP3_MSK_EA						
	HOD		R/	/W		$\mathcal{A}$		4		
	USB interrupt		1	1		1	<del></del>	M	1	
USBINTMR3	mask	07F6H		Be not masked						
	register 3			Be masked		(	$\Diamond$	$(\bigcirc)_{\angle}$		
				: Clear flag			~ <		))	
			1:		(		/ ./	1170	/	
	USB		MSK_SETUP	MSK_EP0	MSK_STAS	MSK_STASN	MSK_EP1N	MSK_EP2N	MSK_EP3N	
	interrupt			-		R/W			i	
USBINTMR4	mask	07F7H	1	1		) 1	(1)	<u> </u>	1	
	register 4			/ /	~ \ "	sked When w	rite 0: Clear fl	ag		
				4 11	: Be masked		\ \\:		ſ	
			TRNS_USE	WAKEUP		$\mathcal{X}$	$\mathcal{A}$	-	SPEED	USBCLKE
	USB	075011	R/	. //		1			R/W	-
USBCR1	control register 1	07F8H	0	(0)			V/\	0	1	0
	Togister 1		(	7	r		<b>Y</b>	Always write "0"		

(13) AD converter (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			EOCF	ADBF	_	-	ITM0	REPEAT	SCAN	ADS
			F	₹		•	R	W	•	
			0	0	0	0	0	0	0	0
			AD	AD	Always	Always	0: Every	Repeat	Scan mode	AD
4 DM 4 O D 0	AD mode	400011	conversion	conversion	write "0"	write "0"	1 time	mode	0: Fixed	conversion
ADMOD0	control	12B8H	end flag	BUSY flag			1: Every	0: Single	channel	start
	register 0		1:END	1: Busy			4 times	mode	mode	1: Start
				,			1 111100	1: Repeat	1: Channel	always
							. ((	mode	scan	read
							( / /	(/))	mode	as "0"
			VREFON	I2AD	_	-	7/		ADCH1	ADCH0
			R/W	R/W		1	R	W	1	
	A D		0	0	0	0	0	0	0	0
ADMOD1	AD mode control	12B9H	Ladder	IDLE2	Always	Always	Always	Always	Input chani	nel
ADIVIODI	register 1	120911	resistance	0: Stop	write "0"	write "0"	write "0"	write "0"	000: AN0	
	rogiotor r		0: Off	1: Operate				^	001: AN1	/
			1: On					14	010: AN2	
									011: AN3	
					-		_ `	Y ~- ~	<u>(//-))                                  </u>	ADTRGE
					((		1		70/	R/W
					0	07	0 /	~ 0	0	0
1011000	AD mode	400411			Always	Always	Always	Always	Always	AD
ADMOD2	control	12BAH			write "0"	write "0"	write "0"	write "0"	write "0"	external
	register 1					7	(0)	$\wedge$		trigger start
				6				))		control
				4						0: Disable
			A D D 0.4	ADDOO						1: Enable
ADREG0L	AD result	404011	ADR01	ADR00						ADR0RF
ADREGUL	register 0 low	12A0H		3 (( )						R
			Unde		A D D 0.7	Appea	ADDOE	ADDOA	ADD00	0
ADDECOLL	AD result	40.411	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
ADREG0H	register 0 high	12A1H		$\longrightarrow$			₹ ″			
			A GRAA	ADD40		Unde	fined			ADDADE
4 D D E C 41	AD result	40401	ADR11	ADR10		7				ADR1RF
ADREG1L	register 1 low	12A2H	F			-				R
		// )		efined	A/D/D/47	ADDAG	ADD45	A D D 4 4	ADD40	0
ADDECALL	AD result	400011	ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12
ADREG1H	register 1 high	12A3H			$\rightarrow$		₹ ″			
			ADDOA	ADDOO		Unde	fined			ADDODE
ADDECO	AD result	400411	ADR21	ADR20						ADR2RF
ADREG2L	register 2 low	12A4H		?	$\searrow$					R
				fined	ADDOT	10000	ADDOS	ADDOL	10000	0
ADDECOLL	AD result	124511	ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22
ADREG2H	register 2	)12A5H					₹ 			
	hìgh	/	ADDOL	\\ADDaa		Unde	fined			ADDODE
ADDECCI	AD result	4040	ADR31	ADR30						ADR3RF
ADREG3L	register 3	12A6H	_	₹/						R
	low	<		fined						0
ADD=6	AD result	46.5	ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32
ADREG3H	register 3	12A7H					ξ			
	high					Unde	efined			

(14) Watchdog timer

Symbol	Name	Address	7	6	5	4	3	2	1	0
			WDTE	WDTP1	WDTP0		-	I2WDT	RESCR	_
				R/W				R/	W	
	WDT		1	0	0		0	0	0	0
WDMOD	mode register	1300H	WDT control 1: Enable	Select dete 00: 2 ¹⁵ /f _{IO} 01: 2 ¹⁷ /f _{IO} 10: 2 ¹⁹ /f _{IO} 11: 2 ²¹ /f _{IO}	cting time		Always write "0"	IDLE2 0: Stop 1: Operate	1: Internally connects WDT out to the reset pin	Always write "0"
WDCR	WDT control register	1301H (Prohibit RMW)			B1H: WDT		V - e 4E: WD	T clear code		



## (15) RTC (Real time clock)

		ar time ci			-	4		_	4	0
Symbol	Name	Address	7	6	5	4	3	2	1	0
				SE6	SE5	SE4	SE3	SE2	SE1	SE0
SECR	Second	1320H					R/W			
	register		"0" is read	40 000	20.000	10 000	Undefined	4 000	2 000	1 000
			0 is read	40 sec.	20 sec.	10 sec.	8 sec.	4 sec.	2 sec.	1 sec.
	Minuto			MI6	MI5	MI4	MI3	MI2	MI1	MIO
MINR	Minute register	1321H					R/W Undefined	$-(\bigcirc$		
	register		"0" is read	40 min.	20 min.	10 min.	8 min.	4 min.	2 min.	1 min.
			0 ISTEAU	40 111111.			_		HO1	
					HO5	HO4	HO3	W/ W/	пот	HO0
HOURR	Hour	1322H						fined		
HOOKK	register	132211			20 hours		Onde	IINEU		
			"0" is	read	(PM/AM)	10 hours	8 hours	4 hours	2 hours	1 hour
					(PIVI/AIVI)			WE2	WE1	WE0
	Day					$\rightarrow$		VVEZ	R/W	VVEU
DAYR	register	1323H				7	- D		Undefined	>
	109.000				"0" is read			W2	W1	W0
					DA5	DA4/	DA3	DA2	DA1	DA0
	Date				DAJ	D04/		W		DAU
DATER	register	1324H			/		/	efined	4///	
			"0" is	read	20 days	10 days	8 days	4 days	2 days	1 day
				1000	20 00/0	MO4	MO3	MO2	MO1	MO0
		1325H			T	INIOT	WOO	R/W	IVIOT	WICO
					7			Undefined		
		PAGE0		"0" is read	7( //	10 month	8 month	4 month	2 month	1 month
MONTHR	Month	PAGE1					1/6	<del>))                                   </del>	1	0: Indicator
WONTH	register									for 12
						"0" is read	))			hours
					// ~	o is read				1: Indicator
					))		\\\/			for 24
				$\sim$	·	<u> </u>	· · · · ·			hours
		400011	YE7 (	YE6	YE5	YE4	YE3	YE2	YE1	YE0
		1326H				1 0 1 1 .	W			
		DAGEO	00	10	005	- // -	efined	4	0	4
YEARR	Year	PAGE0	80 years	40 years	20 years	10 years	8 years	4 years	2 years	1 year
ILAKK	register	PAGE1			(O)				Leap year	•
					"0" is	read			00: Leap ye 01: One ye	
						rigad			10: Two ye	
					_//				11: Three y	
			INTENA	1		ADJUST	ENATMR	ENAALM		PAGE
		Λ·	R/W			W	R/			R/W
חאפרם	Page	1327H	0		4	Undefined		efined		Undefined
PAGER	register	(Prohibit RMW)	INTRTC	(7		0:Don't	Clock	Alarm		
		LY IAIAA)	0:disable	(0" is	read	care	0:disable	0:disable	"0" is read	PAGE
		))	1:enable			1:Adjust	1:enable	1:enable		setting
			DIS1HZ	DI\$16HZ	RSTTMR	RSTALM	_	-	_	_
		400011	712	))	•		V			
RESTR	Reset	1328H (Prohibit	57			Unde	efined			
KESIK	register	(Pronibit RMW)	1/Hz	16 Hz	1: Reset	1: Reset				
		I IXIVIVV)	0:disable	0:disable	clock	alarm		Always	write "0"	
			1:enable	1:enable						

(16) Melody/alarm generator

Symbol	Name	Address	7	6	5	4	3	2	1	0
			AL8	AL7	AL6	AL5	AL4	AL3	AL2	AL1
ALM	Alarm pattern	1330H				R/	W			
ALIVI	register	133011	0	0	0	0	0	0	0	0
	. agiana			•	•	Alarm pa	attern set			•
			FC1	FC0	ALMINV	-	_	7/	-	MELALM
							/W			
	Melody/		0	0	0	0	0	/0/	) ) ′ 0	0
MELALMC	alarm control register	1331H	Free run c control 00: Hold 01: Restar 10: Clear a 11: Clear a	t and stop	Alarm frequency invert 1: Invert		Always	write "0"		Output frequency 0: Alarm 1: Melody
			ML7	ML6	ML5	ML4	ML3	ML2	ML1	ML0
MELFL	Melody	1332H				R/	W			/
IVIELFL	frequency L-register	133211	0	0	0	0	0	0 /	<u> </u>	0
	og.o.o.			•	Mel	ody frequen	cy set (Low	8bit)		•
			MELON			44	) ) ML11	∠ML10 (	) ML9	ML8
			R/W				/	R	W//))	
			0				0	0		0
MELFH	Melody frequency H-register	1333H	Melody counter control 0: Stop and				Melo	dy frequency	/ set (Upper	4 bits)
			clear 1: Start	4						
						IALM4E	IALM3E	IALM2E	IALM1E	IALM0E
	Alarm			4	1			W		
ALMINT	interrupt enable	1334H		1	0	0	0	0	0	0
	register				Always write "0"		ALM4 to INT	ALM0 alarm	n interrupt e	nable

(17) NAND flash controller (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
Cymbol	NAND	71001000	D7	D6	D5	D4	D3	D2	D1	D0
NDOEDED	flash data	450011	Б,				W			
ND0FDTR	transfer	1D00H					efined			
	register				Data w	indow to rea	d/write NAN	D flash		
			WE	ECC1	ECC0	CE	PCNT1	PCNT0	ALE	CLE
							W			
			0	0	0	0	0	((0))	> 0	0
	NAND		0: Disable	ECC circuit		Chip	Power Con	trol	Address	Command
	flash mode		write	11 (at <ce></ce>	,	enable 0: Disable	Always writ	0 "11"	Latch Enable	Latch Enable
ND0FMCR	control	1CC4H	operation 1: Enable	00 (at <ce></ce>	•	( NDCE is	Always Will		Enable	Enable
	register		write	10 (at <ce></ce>		high)			0: Low	0: Low
	-		operation		calculated	1: Enable	(( );	>	1: High	1: High
				by NDFC		( NDCE is				
					=0): Read ID	low)				
				data		4/				
	NAND		BUSY					A		
ND0FSR	flash	1CC8H	R Undefined			42/4	×			
ND01 SIX	status	100011	0: Ready			$\langle \rangle$	4			
	register		1: Busy					17	10/	
			5009		<del>\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\</del>	1		CLX.	<u> </u>	RDY
				$\bigg $	$\mathcal{A}$		$\overline{}$	$\mathcal{A}$		R/W
	NAND		//	//	7/					0
	flash					)	$(\Omega)$			Read:
ND0FISR	interrupt	1CCCH						))		1: Change
	status			40						NDR/B
	register					//				Write:
							))			1: Clear to "0"
	NAND		INTEN	+			$\checkmark$			MRDY
	flash		R/W	<i>\\</i>	$\left  \cdot \right $		$\checkmark$	$\left  \cdot \right $		R/W
ND0FIMR	interrupt	1CD0H	0/	$\mathcal{A}$	//			//		0
	mask		0: Disable	)) \						Mask for
	register		1: Enable							RDY
	NAND					7/	SPW3	SPW2	SPW1	SPW0
	flash		Z		<i>#</i>			R/	W	
ND0FSPR	strobe	/1CD4H	//	£	A		0	0	0	0
	pulse < width						Pu	lse width for	NDRE, ND	WE
	register			_			= f _S	$_{S} \times$ (This re	gister's valu	ıe + 1)
			$\nearrow$	1						RST
	NAND />			11/						R/W
ND0FRSTR	flash reset	1CD8H								0
	register			>						Reset
		_	N							controller
	()	)	CHSEL							
	NAND		R/W	<del></del>						
NDCR	flash	0400	0	<del>                                     </del>						
INDOK	control	01C0H	Channel selection							
	register	~								
	<b>\</b>		0: Channel 0							
	NAND		1: Channel 1 D7	D6	D5	D4	D3	D2	D1	D0
	flash ECC		וט	סם	טט		<u>р</u> з २	DZ	וט	טט
ND0ECCRD	code	1CB0H								
l l					Dot	a window to				

### (17) NAND flash controller (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
	NAND		D7	D6	D5	D4	D3	D2	D1	D0
ND1FDTR	flash data	1D00H		·		R	/W	•		
NOIFUIK	transfer	ТОООП				Unde	efined			
	register				Data w	rindow to rea	ad/write NAN	ID flash		
			WE	ECC1	ECC0	CE	PCNT1	PCNT0	ALE	CLE
						R	/W			
			0	0	0	0	0	((0))		0
	NAND		0: Disable	ECC circuit		Chip	Power Cor	ntrol	Address	Command
	flash		write	11 (at <ce></ce>	=X): Reset	enable		7/^	Latch	Latch
ND1FMCR	mode	1CE4H	operation	00 (at <ce></ce>	*	0: Disable	Always wri	te "11"	Enable	Enable
	control		1: Enable	01 (at <ce></ce>		( NDCE is	7//			
	register		write	10 (at <ce></ce>		high)			0: Low	0: Low
			operation		calculated	1: Enable		Υ	1: High	1: High
				by NDFC	O), Dood ID	( NDCE is		/		
				10 (at <ce></ce>	=0). Read ID	low)				
			BUSY	data						
	NAND		R				A-	7		
ND1FSR	flash	1CE8H	Undefined			4423				
	status		0: Ready					1	(//)	
	register		1: Busy		(				40/	
						1		7		RDY
			//		M	7		<del></del>		R/W
	NAND				1					0
	flash					>				Read:
ND1FISR	interrupt	1CECH								1: Change
	status			$\mathcal{A}$						NDR/B
	register									Write:
							))			1: Clear to
					_					"0"
	NAND		INTEN	70						MRDY
ND1FIMR	flash	1CF0H	R/W			A				R/W
NDIFINK	interrupt mask	ICFUH	0 (							0
	register		0: Disable 1: Enable			1/				Mask for RDY
			1, Ellable		<	H V	SPW3	SPW2	CDW4	
	NAND flash		HT W			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	3FV/3	1	SPW1	SPW0
NDAFOOR	strobe	(40=)			477				W L	
ND1FSPR	pulse	1CF4H		7	(AX-)		0	0	0	0
	width					1			NDRE, ND	
	register						= f _S	$_{YS} \times (This\; re$	egister's valu	ıe +1)
			/	1/						RST
	NAND /									R/W
ND1FRSTR	flash reset	1CF8H			<b>&gt;</b>					0
	register		(	7		]				Reset
			N	\		<u> </u>				controller
	NAND	)	D7	D6	D5	D4	D3	D2	D1	D0
ND1ECCRD	flash ECC	1CB0H					R			
/	code	((	11	))	Dat	a window to	read ECC o	code		
	register				Dat	· · · · · · · · · · · · · · · · · ·	. 344 200 (			

 $(18) I^2S$ 

Symbol	Name	Address	7	6	5	4	3	2	1	0
		0800H	R15/R7	R14/R6	R13/R5	R12/R4	R11/R3	R10/R2	R9/R1	R8/R0
I2SBUFR	I ² S FIFO	(Prohibit				V	V			
IZODOT IX	buffer (R)	RMW)				Unde	fined			
		1 (1111)		Reg	ister for tran	smitting buf	fer (FIFO)	(Right char	nnel)	
		0808H	L15/L7	L14/L6	L13/L5	L12/L4	L11/L3	L10/L2	L9/L1	L8/L0
I2SBUFL	I ² S FIFO	(Prohibit				V	V			
120001 E	buffer (L)	RMW)				Unde	fined	(( )	>	
		,		Re	egister for tra	ansmitting bu	uffer (FIFO)	(Left chann	el)	
			TXE	FMT	BUSY	DIR	BIT/	MCK1	MCK0	12SWCK
			R/W	R/W	R	R/W	R/W	Ř/W	R/W	R/W
			0	0	0	0	0	0	0	0
		080EH	Transmit	Mode	Status	First bit	Bit	Baud rate		WS clock
			0: Stop	0: I ² S	0: Stop	0: MSB	number	00: f _{SYS}	10: f _{SYS} /4	0: fs/4
			1: Start	1: SIO	1: Under	1: LSB	0: 8 bits	01: f _{SYS} /2	11: f _{SYS} /8	1: TA1OUT
	I ² S		10014/11/		transmitting	10001	1: 16 bits	_		0) (0 0) (=
I2SCTL0	control		I2SWLVL	EDGE	I2SFSEL	12SCKE				SYSCKE
1200120	register 0		R/W	R/W	R/W	R/W				R/W
	rogiotor o		0	0	0	((0/	$\rightarrow$	70		0
			WS level	Clock	Select for	Clock			$(/\cap)$	System
		080FH	0: Low left	edge	stereo	enable			10/	clock
			1: High left	0: Falling 1: Rising	0: Stereo	(After				0: Disable
				i. Itioniy	(2 channel)	transmit)	( (			1: Enable
					1: Monaural	0: Operation		////		
				/	(1 channel)	1: Stop				

TOSHIBA TMP92CH21

### 6. Points of Note and Restrictions

### 6.1 Notation

(1) The notation for built-in I/O registers is as follows: Register symbol <Bit symbol > Example: TA01RUN<TA0RUN > denotes bit TA0RUN of register TA01RUN.

(2) Read-modify-write instructions (RMW)

An instruction in which the CPU reads data from memory and writes the data to the same memory location in one instruction.

Example 1: SET 3, (TA01RUN); Set bit3 of TA01RUN.

Example 2: INC 1, (100H); Increment the data at 100H.

• Examples of read-modify-write instructions on the TLCS-900:

Exchange instruction

EX (mem), R

Arithmetic operations

ADD (mem), R/# ADC (mem), R/#

SUB (mem), R/# SBC (mem), R/#

INC #3, (mem) DEC #3, (mem)

Logic operations

AND (mem), R/# OR (mem), R/#

XOR (mem), R/#

Bit manipulation operations

STCF#3/A, (mem) RES #3, (mem)

SET #3, (mem) CHG #3, (mem)

TSET#3, (mem)

Rotate and shift operations

RLC (mem) RRC (mem)

RL (mem) RR (mem)

SLA (mem) SRA (mem)

SLL (mem) SRL (mem)

RLD (mem) RRD (mem)

(3) fosch, fc, ffph, fsys, fio and one state

The clock frequency input on pins X1 and 2 is referred to as fosch. The clock selected by PLLCR0<FCSEL> is referred to as fc.

The clock selected by SYSCR1<SYSCK> is referred to as fFPH. The clock frequency give by fFPH divided by 2 is referred to as system clock fSYS. The clock frequency given by fSYS divided by 2 is referred to as fIO.

One cycle of fsys is referred to as one state.

#### 6.2 Notes

### (1) AM0 and AM1 pins

These pins are connected to the  $V_{\rm CC}$  (Power supply level) or the  $V_{\rm SS}$  (Grand level) pin. Do not alter the level when the pin is active.

#### (2) Reserved address areas

The 16 bytes area (FFFFF0H ~ FFFFFFH) cannot be used since it is reserved for use as internal area. If using an emulator, an optional 64 Kbytes of the 16M bytes area is used for emulator control. Therefore, if using an emulator, this area cannot be used.

#### (3) Standby mode (IDLE1)

When the HALT instruction is executed in IDLE1 mode (in which only the oscillator operates), RTC (Real-time-clock) and MLD (Melody-alarm-generator) operate. When necessary, stop the circuit before the HALT instruction is executed.

#### (4) Warm-up counter

The warm-up counter operates when STOP mode is released, even if the system is using an external oscillator. As a result, a time equivalent to the warm-up time elapses between input of the release request and output of the system clock.

#### (5) Watchdog timer

The watchdog timer starts operation immediately after a reset is released. Disable the watchdog timer when it is not to be used.

#### (6) AD converter

The string resistor between the VREFH and VREFL pins can be cut by program so as to reduce power consumption. When STOP mode is used, disable the resistor using the program before the HALT instruction is executed.

### (7) CPU (Micro DMA)

Only the "LDC cr, r" and "LDC r, cr" instructions can be used to access the control registers in the CPU (e.g., the transfer source address register (DMASn).).

#### (8) Undefined SFR

The value of an undefined bit in an SFR is undefined when read.

#### (9) POP SR instruction

Please execute the POP SR instruction during DI condition.




TOSHIBA TMP92CH21

# 7. Package Dimensions

Package Name: LQFP144-P-1616-0.40C

Unit: mm



Note: Palladium plating

#### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before creating and producing designs and using, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application that Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
  FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
  WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
  LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
  LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR MPLIED WARRANTIES AND CONDITIONS RELATED TO
  SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
  FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
   Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.



