CMOS 8-Bit Microcontroller

TMP87CH38N/F, TMP87CK38N/F

The 87CH38/K38 is the high speed and high performance 8-bit single chip microcomputer. This MCU contains CPU core, ROM, RAM, input/output ports, six multi-function timer / counter, serial bus interface, on-screen display, PWM, 8-bit A/D converter and remote control signal preprocessor on a chip.

Part No.	ROM	RAM	Package	OTP MCU		
TMP87CH38N/F	16 Kbytes		SDIP42-P-600-1.78/			
TMP87CK38N/F	24 Kbytes	512 bytes	QFP44-P-1414-0.80D	TMP87PS38N/F		

Features

- ◆8-bit single chip microcomputer TLCS-870 Series
- \blacklozenge Instruction execution time : 0.5 μ s (at 8 MHz)
- 412 basic instructions
 - Multiplication and Division (8 bits × 8 bits, 16 bits ÷ 8 bits)
 - Bit manipulations(Set/Clear/Complement/Move/Test/Exclusive Or)
 - 16-bit data operations
 - 1-byte jump / subroutine-call (Short relative jump / Vector call)
- ◆ 14 interrupt sources (External : 5, Internal : 9)
 - All sources have independent latches each, and nested interrupt control is available.
 - 3 edge-selectable external interrupts with noise reject
 - High-speed task switching by register bank changeover
- ROM Corrective Function
- ◆6 Input / Output ports (33 pins)
 - High current output : 4 pins (typ. 20 mA)
- Two 16-bit Timer / Counters
 - Timer, Event counter, Pulse width measurement, External trigger timer, window modes
- Two 8-bit Timer / Counters
 - Timer, Event counter, Capture (Pulse width / duty measurement) modes
- Time Base Timer (Interrupt frequency : 1 Hz to 16 kHz)
- Watchdog Timer
 - Interrupt source / reset output (programmable)
- Serial bus Interface
 - I²C-bus, 8-bit SIO modes

980910EBP1

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products Reliability Handbook.
- and conditions set forth in the TOSHIBA Semiconductor Keliability Handbook. The products described in this document are subject to the foreign exchange and foreign trade laws. The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others. The information contained herein is change without parties
- The information contained herein is subject to change without notice.



Purchase of TOSHIBA I² C components conveys a license under the Philips I² C Patent Rights to use these

components in an I² C system, provided that the system conforms to the I² C Standard Specification as defined by Philips.

- ♦ On-screen display circuit
 - Character patterns
 - : 256 characters • Characters displayed : 24 columns x 8 lines
 - Composition
 - Size of character
- : 3 kinds (line by line)

: 14 x 18 dots

- Color of character
- : 8 kinds (character by character) : Horizontal 128 steps, Vertical 256 steps
- Fringing, Smoothing function

• Variable display position

- ◆D/A conversion (Pulse Width Modulation) outputs
 - 14-bit resolution (1 channel)
 - 7-bit resolution (9 channels)
- ♦ 8-bit successive approximate type A/D converter with sample and hold
- Remote control signal preprocessor
- Two Power saving operating modes
 - STOP mode : Oscillation stops. Battery / Capacitor back-up. Port output hold / high-impedance.
 - IDLE mode : CPU stops, and Peripherals operate. Release by interrupts.
- ◆ Jitter Elimination



Block Diagram I/O Ports P71 P67 to P64 to P70 Character ROM Display Jitter Elimination Y/BL Memory VD HD B,G,R Ρ6 Ρ7 ₽ Osc. connecting pins for OSC1 On-screen display circuit losc2 on-screen \bigcirc display Г \bigcirc Power { VDD Supply { VSS ROM ΡS W Stack Pointer Data Memory correction circuit (RAM) Flags RBS ALU Г 1 Register Banks Program Counter Reset I/O RESET System Controller Test Pin TEST Interrupt Controller Program Memory Standby Controller (ROM) Time Base 16-bit 8-bit Timing Generator Timer Timer Timer / Counter TC1 TC3 TC4 Τ TC2 Resonator XIN Connecting XOUT Inst.Register Watchdog High Clock frequ. Generator Timer Pins Inst. Decoder Video T ∿ $\overline{\mathbb{T}}$ \bigcirc 17 \mathcal{D} $\underline{\mathbb{D}}$ 17 Serial Bus Interface-ver.A (SIO/I²C) P4 D/A Converter (PWM) Р5 8-bit A/D P6 Р3 Ρ2 Remote control signal Converter signal Output preprocessor P57 to P50 P63 to P60 P36 to P30 P20 P47 to P40

I/O Ports

Pin Function

Pin Name	Input / Output		unction				
P20 (INT5/STOP)	l/O (Input)	1-bit input / output port with latch. When used as an input port, the latch must be set to "1".	External interrupt release signal input	t input 5 or STOP mode			
P35 (SDA0)	1/0 (1/0)	6-bit input/output port with latch.	I ² Cbus serial data in	put/output			
P34 (SCL0)	1/0 (1/0)	When used as an input port, a serial bus	l ² Cbus serial clock ir	iput/output			
P33 (TC4)		interface input/output, a timer/counter input, a remote control signal	Timer / Counter 4 in	put			
P32 (INT4)	I/O (Input)	preprocessor input, or an external	External interrupt ir	nput 4			
P31 (TC3)		interrupt input, the latch must be set to "1".	Timer / Counter 3 in	put nput 3 or remote control			
P30 (INT3/RXIN)	I/O (Input/Input)		signal preprocessor				
P47 (PWM7) to P41 (PWM1)	I/O (Output)	8-bit programmable input/output port (tri-state). Each bit of this port can be individually configured as an input or an output under software control. During reset, all bits are configured as inputs.	7-bit D/A conversior	n (PWM) outputs			
P40 (PWM0)		When used as a PWM output, the latch must be set to "1".	14-bit D/A conversio	on (PWM) output			
P57 P56 (AIN3) to P53 (AIN0)	l/O (Input)	8-bit input/output port with latch.	8-bit A/D conversior	inputs			
P53 (AIN0 / TC1/ INT2 / SCK1)	1/0	When used as an input port, a analog	A/D conversion inputs or Timer / Counter 1 inputs or interrupt input 2 or SIO serial clock input/output				
P52 (SDA1/SO1)		input, a PWM output, or a pulse output,		utput or SIO Serial data output			
P51 (PWM9 /SCL1/SI1) P50 (PWM8/TC2/ INT0)	l/O (Input/Output)	the latch must be set to "1".	7-bit D/A conversion (PWM) outputs	I ² Cbus serial data input / output or SIO Serial data input Timer / Counter 2 input / External interrupt input 0			
P67 (Y/BL)		8-bit programmable input/output port	, °	ckground blanking control signal			
P66 (B)		(P67 to P64 : tri-state, P63 to P60 : High	output				
P65 (G)	l/O(Output)	current output). Each bit of this port can be individually configured as an input or an output under software	RGB output				
P64 (R)		control. During reset, all bits are					
P63		configured as inputs. When used as the R, G, B, Y / BL outputs of on-screen					
P62 (CSOUT)		display circuit, each bit of the P6 port	High current	Test video signal output			
P61 (AIN5)	1/0	data selection register (bits 7 to 4 in address $0F91_H$) must be set to "1".	output.	A/D conversion inputs			
P60 (AIN4)							
P71 (VD)	l/O (Input)	2-bit input/output port with latch. When used as an input ports, or a vertical synchronous signal input and horizontal synchronous signal input, the latch must be set to "1".	Vertical synchronous signal input				
P70 (HD)		horizontal synchronous signal input, the latch must be set to "1".	Horizontal synchronous signal input				
OSC1, OSC2	Input, Output	Resonator connecting pins for on-screen d	isplay circuitry.				
XIN, XOUT		Resonator connecting pins. For inputting external cl	ock, XIN is used and XOUT	is opened.			
RESET	1/0	Reset signal input or watchdog timer output/address	s-trap- reset output/system	-clock-reset output.			
TEST	Input	Test pin for out-going test. Be tied to low.					
VDD, VSS	Power Supply	+ 5 V, 0 V (GND)					

Operational Description

1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

1.1 Memory Address Map

The TLCS-870 Series is capable of addressing 64 K bytes of memory. Figure 1-1 shows the memory address maps of the 87CH38/K38. In the TLCS-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR / DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.







Figure 1-2. ROM address maps

1.2 Program Memory (ROM)

The 87CH38 has a 16K bytes (addresses $C000_H$ to $FFFF_H$), and the 87CK38 has a 24K bytes (addresses $A000_H$ to $FFFF_H$) of program memory (mask programmed ROM). Addresses $FF00_H$ - $FFFF_H$ in the program memory can also be used for special purposes. Figure 1-2 shows the ROM address maps of the 87CH38/K38.

- Interrupt / Reset vector table (addresses FFE0_H to FFF_H) This table consists of a reset vector and 15 interrupt vectors (2 bytes / vector). These vectors store a reset start address and 15 interrupt service routine entry addresses.
- (2) Vector table for vector call instructions (addresses FFC0_H to FFDF_H) This table stores call vectors (subroutine entry address, 2 bytes/vector) for the vector call instructions [CALLV n]. There are 16 vectors. The CALLV instruction increases memory efficiency when utilized for frequently used subroutine calls (called from 3 or more locations).
- (3) Entry area (addresses FF00_H to FFF_H) for page call instructions This is the subroutine entry address area for the page call instructions [CALLP n]. Addresses FF00_H to FFBF_H are normally used because address FFC0_H to FFFF_H are used for the vector tables.

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the current contents of the program counter (PC). There are relative jump and absolute jump instructions. The concepts of page or bank boundaries are not used in the program memory concerning any jump instruction.

ample : The relationship between the jump instructions and the PC.	Addre A000 (C000
5-bit PC-relative jump [JRS cc, $+2+d$] E8C4H: JRS T, $+2+08H$ When JF = 1, the jump is made to E8CE _H , which is 08 _H added to the contents of the PC. (The PC contains the address of the	FFOC
instruction being executed + 2; therefore, in this case, the PC contents are E8C4 _H + 2 = E8C6 _H .)	FF7E FFBF FFC0 FFC0
8-bit PC-relative jump [JR cc, \$+2+d] E8C4H : JR Z, \$+2+80H When ZF = 1, the jump is made to E846 _H , which is FF80 _H (-128) added to the current contents of the PC.	FFC FFC2 FFC2 FFC2 FFC2 FFC2 FFC2 FFC2
	jump instructions and the PC. 5-bit PC-relative jump [JRS cc, \$ + 2 + d] E8C4H: JRS T, \$ + 2 + 08H When JF = 1, the jump is made to E8CE _H , which is 08 _H added to the contents of the PC. (The PC contains the address of the instruction being executed + 2; therefore, in this case, the PC contents are E8C4 _H + 2 = E8C6 _H .) 8-bit PC-relative jump [JR cc, \$ + 2 + d] E8C4H : JR Z, \$ + 2 + 80H When ZF = 1, the jump is made to E846 _H , which is FF80 _H (-128) added to the

 3 16-bit absolute jump [JP a] E8C4H : JP 0C235H An unconditional jump is made to address C235_H. The absolute jump instruction can jump anywhere within the entire 64K-byte space.

Address		ROM							
А000 _Н (С000 _Н)		con	tents						
FF00		Exa	mple :	The relationship between ROM Content and Call group instructions/Interrupt/ Reset					
FF7B		Ĵ	CALLP	7BH	;	PC ← FF7B _H			
FFBF									
FFC0	call vector (L)	56	CALLV	0H	;	PC ← C856 _H			
FFC1	call vector (H)	C8							
FFC2 FFDF									
FFEO	interrupt vector (L)	68	INT5		;	PC ← D368 _H			
FFE1	interrupt vector (H)	D3							
FFE2									
FFFD FFFE	reset vector (L)	3E	RESET		;	PC ← C03E _H			
FFFF	reset vector (H)	C 0			,	11			

Figure 1-3. Program memory map

In the TLCS-870 Series, the same instruction used to access the data memory (e.g. [LD A, (HL)]) is also used to read out fixed data (ROM data) stored in the program memory. The register-offset PC-relative addressing (PC + A) instructions can also be used, and the code conversion, table look-up and n-way multiple jump processing can easily be programmed.

Example 1 : Loads the ROM contents at the address specified by the HL register pair of accumulator (HL≥ A000 _H for 87CK38): LD A, (HL) ; A←ROM (HL)	ontents into the
Example 2 : Converts BCD to 7-segment code (common anode LED). When A = 05 _H , port P5 after executing the following program: ADD A, TABLE-\$-4 ; P5 ← ROM (TABLE + A) LD (P5), (PC+A) JRS T, SNEXT	92 _H is output to $f \int_{g}^{a} b$
TABLE : DB 0C0H, 0F9H, 0A4H, 0B0H, 99H, 92H, 82H,	° ∰ d on
0D8H, 80H, 98H	
SNEXT :	SHLC A
Notes : "\$" is a header address of ADD instruction.	– JP (PC+A) –
DB is a byte data difinition instruction.	34
	C2
Example 3 : N-way multiple jump in accordance with the contents of	78
accumulator ($0 \le A \le 3$):	<u>C3</u>
SHLC A ; if $A = 00_H$ then $PC \leftarrow C234_H$	37 DA
JP (PC+A) if $A = 01_H$ then $PC \leftarrow C378_H$	BO
	E1
if $A = 02_H$ then $PC \leftarrow DA37_H$	
if A=03 _H then PC←E1B0 _H	
DW 0C234H, 0C378H, 0DA37H, 0E1B0H	

Note : DW is a word data definition instruction.

1.3 Program Counter (PC)

The program counter (PC) is a 16-bit register which indicates the program memory address where the instruction to be executed next is stored. After reset, the user defined reset vector stored in the vector table (addresses $FFFF_H$ and $FFFE_H$) is loaded into the PC ; therefore, program execution is possible from any desired address. For example, when CO_H and $3E_H$ are stored at addresses $FFFF_H$ and $FFFE_H$, respectively, the execution starts from address $CO3E_H$ after reset.

The TLCS-870 Series utilizes pipelined processing (instruction pre-fetch); therefore, the PC always indicates 2 addresses in advance. For example, while a 1-byte instruction stored at address C123_H is being executed, the PC contains C125_H.



Figure 1-4. Program counter

1.4 Data Memory (RAM)

The 87CH38/K38 have a 512 bytes (addresses 0040_H to $023F_H$) of data memory (static RAM). Figure 1-5 shows the data memory map.

Addresses $0000_{\rm H}$ to $00FF_{\rm H}$ are used as a direct addressing area to enhance instructions which utilize this addressing mode; therefore, addresses $0040_{\rm H}$ to $00FF_{\rm H}$ in the data memory can also be used for user flags or user counters. General-purpose register banks (8 registers x 16 banks) are also assigned to the 128 bytes of addresses $0040_{\rm H}$ to $00BF_{\rm H}$. Access as data memory is still possible even when being used for registers. For example, when the contents of the data memory at address $0040_{\rm H}$ is read out, the contents of the accumulator in the bank 0 are also read out. The stack can be located anywhere within the data memory except the register bank area. The stack depth is limited only by the free data memory size. For more details on the stack, see section "1.7 Stack and Stack Pointer".

The TLCS-870 Series cannot execute programs placed in the data memory. When the program counter indicates a data memory address, a bus error occurs and an address-trap-reset applies. The RESET pin goes low during the address-trap-reset.

Example 1 : If bit 2 at data memory address $00C0_H$ is "1", 00_H is written to data memory at address $00E3_H$; otherwise, FF_H is written to the data memory at address $00E3_H$:

TEST (00C0H).2 ; if (00C0_H)₂ = 0 then jump JRS T,SZERO CLR (00E3H) ; (00E3_H) \leftarrow 00_H JRS T,SNEXT SZERO : LD (00E3H), 0FFH ; (00E3_H) \leftarrow FF_H SNEXT :

Example 2 : Increments the contents of data memory at address $00F5_{H}$, and clears to 00_{H} when 10_{H} is exceeded:

INC (00F5H) ; (00F5_H) \leftarrow (00F5_H) + 1 AND (00F5H), 0FH ; (00F5_H) \leftarrow (00F5_H) \wedge 0F_H

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine. Note that the general-purpose registers are mapped in the RAM; therefore, *do not clear RAM at the current bank addresses*.

Example : Clears RAM to "00_H" except the bank 0: LD HL, 0048H ; Sets start address to HL register pair LD A, H ; Sets initial data (00_H) to A register LD BC, 03F7H ; Sets number of byte to BC register pair SRAMCLR : LD (HL+), A DEC BC JRS F, SRAMCLR

Address	0 1 2 3	4 5 6 7 8	9 A B C D E F	
0040 _H	Register	bank 0	Register bank 1	
0050	Register	bank 2	Register bank 3	
0060	Register	bank 4	Register bank 5	
0070	Register	bank 6	Register bank 7	
0080	Register	bank 8	Register bank 9	
0090	Register	bank 10	Register bank 11	Direct addressing area
0A00	Register	bank 12	Register bank 13	
00B0	Register	bank 14	Register bank 15	
00 C 0				
00D0		····· · ···· · · · · · · · · · · · · ·		
00E0)		
00F0				
0100				/
0110				
	γ	····· •···· •···· •···· •···· •···		:
0230	·····			

Figure 1-5. Data memory map

1.5 General-purpose Register Banks

General-purpose registers are mapped into addresses 0040_H to $00BF_H$ in the data memory as shown in Figure 1-5. There are 16 register banks, and each bank contains eight 8-bit registers W, A, B, C, D, E, H, and L. Figure 1-6 shows the general-purpose register bank configuration.



Figure 1-6. General-purpose register banks

In addition to access in 8-bit units, the registers can also be accessed in 16-bit units as the register pairs WA, BC, DE, and HL. Besides its function as a general-purpose register, the register also has the following functions:

(1) **A, WA**

The A register functions as an 8-bit accumulator and WA the register pair functions as a 16-bit accumulator (W is high byte and A is low byte). Registers other than A can also be used as accumulators for 8-bit operations.

Examples :	1 add	А, В	;	Adds B contents to A contents and stores the result into A.
	② SUB	WA, 1234H	;	Subtracts 1234 _H from WA contents and stores the result into
				WA.
	3 SUB	Е, А	;	Subtracts A contents from E contents, and stores the result
				into E.

(2) HL, DE

The HL and DE specify a memory address. The HL register pair functions as data pointer (HL) / index register (HL + d) / base register (HL + C), and the DE register pair function as a data pointer (DE). The HL also has an auto-post- increment and auto-pre-decrement functions. This function simplifies multiple digit data processing, software LIFO (last-in first-out) processing, etc.

Example 1 :	① LD A, (HL)	;	Loads the memory contents at the address specified by HL into A.
	② LD A, (HL + 52H)	;	Loads the memory contents at the address specified by the value obtained by adding 52 _H to HL contents into A.
	③ LD A, (HL + C)	;	Loads the memory contents at the address specified by the value obtained by adding the register C contents to HL contents into A.
	④ LD A, (HL+)	;	Loads the memory contents at the address specified by HL into A. Then increments HL.
	⑤ LD A, (– HL)	;	Decrements HL. Then loads the memory contents at the address specified by new HL into A.

The TLCS-870 Series can transfer data directly memory to memory, and operate directly between memory data and memory data. This facilitates the programming of block processing.

Block transfer		
LD B, n−1	;	Sets (number of bytes to transfer) – 1 to B
LD HL, DSTA	;	Sets destination address to HL
LD DE, SRCA	;	Sets source address to DE
: LD (HL), (DE)	;	(HL) ← (DE)
INC HL	;	$HL \leftarrow HL + 1$
INC DE	;	$DE \leftarrow DE + 1$
DEC B	;	B ← B − 1
JRS F, SLOOP	;	if $B \ge 0$ then loop
	LD HL, DSTA LD DE, SRCA : LD (HL), (DE) INC HL INC DE DEC B	LD B, n-1 ; LD HL, DSTA ; LD DE, SRCA ; : LD (HL), (DE) ; INC HL ; INC DE ; DEC B ;

(3) B, C, BC

Registers B and C can be used as 8-bit buffers or counters, and the BC register pair can be used as a 16-bit buffer or counter. The C register functions as an offset register for register-offset index addressing (refer to example 1 ③ above) and as a divisor register for the division instruction [DIV gg, C].

```
    Example 1: Repeat processing

            LD B, n
            ; Sets n as the number of repetitions to B
            SREPEAT : processing
            (n + 1 times processing)
            DEC B
            JRS F, SREPEAT

    Example 2: Unsigned integer division (16-bit ÷ 8-bit)

            DIV WA, C
            ; Divides the WA contents by the C contents, places the quotient in Aand the remainder in W.
```

The general-purpose register banks are selected by the 4-bit register bank selector (RBS). During reset, the RBS is initialized to "0". The bank selected by the RBS is called the current bank. Together with the flag, the RBS is assigned to address 003F_H in the SFR as the program status word (PSW). There are 3 instructions [LD RBS, n], [PUSH PSW] and [POP PSW] to access the PSW. The PSW can be also operated by the memory access instruction.

```
Example 1: Incrementing the RBS
INC (003FH) ; RBS \leftarrow RBS + 1
Example 2: Reading the RBS
LD A, (003FH) ; A \leftarrow PSW (A<sub>3-0</sub> \leftarrow RBS, A<sub>7-4</sub>\leftarrow Flags)
```

Highly efficient programming and high-speed task switching are possible by using bank changeover to save registers during interrupt and to transfer parameters during subroutine processing. During interrupt, the PSW is automatically saved onto the stack. The bank used before the interrupt was accepted is restored automatically by executing an interrupt return instruction [RETI]/[RETN] ; therefore, there is no need for the RBS save / restore software processing.

The TLCS-870 Series supports a maximum of 15 interrupt sources. One bank is assigned to the main program, and one bank can be assigned to each source. Also, to increase the efficiency of data memory usage, assign the same bank to interrupt sources which are not nested.

1.6 Program Status Word (PSW)

The program status word (PSW) consists of a register bank selector (RBS) and four flags, and the PSW is assigned to address $003F_{\rm H}$ in the SFR.

The RBS can be read and written using the memory access instruction (e.g. [LD A, (003FH)], [LD (003FH), A], however the flags can only be read. When writing to the PSW, the change specified by the instruction

is made without writing data to the flags. For example, when the instruction [LD (003FH), 05H] is executed, "5" is written to the RBS and the JF is set to "1", but the other flags are not affected. [PUSH PSW] and [POP PSW] are PSW access instructions.

1.6.1 Register bank selector (RBS)

The register bank selector (RBS) is a 4-bit register used to select general-purpose register banks. For example, when RBS = 2, bank 2 is currently selected. During reset, the RBS is initialized to "0".



Figure 1-7. PSW (Flags, RBS) configuration

1.6.2 Flags

The flags are configured with the upper 4 bits : a zero flag, a carry flag, a half carry flag and a jump status flag. The flags are set or cleared under conditions specified by the instruction. These flags except the half carry flag are used as jump condition "cc" for conditional jump instructions [JR cc, +2 + d]/[JRS cc, +2 + d]. After reset, the jump status flag is initialized to "1", other flags are not affected.

(1) Zero flag (ZF)

The ZF is set to "1" if the operation result or the transfer data is 00_H (for 8-bit operations and data transfers) / 0000_H (for 16-bit operations); otherwise the ZF is cleared to "0".

During the bit manipulation instructions [SET, CLR, and CPL], the ZF is set to "1" if the contents of the specified bit is "0"; otherwise the ZF is cleared to "0".

This flag is set to "1" when the upper 8 bits of the product are 00_H during the multiplication instruction [MUL], and when 00_H for the remainder during the division instruction [DIV]; otherwise it is cleared to "0".

(2) Carry flag (CF)

The CF is set to "1" when a carry out of the MSB (most significant bit) of the result occurred during addition or when a borrow into the MSB of the result occurred during subtraction; otherwise the CF is cleared to "0". During division, this flag is set to "1" when the divisor is 00_H (divided by zero error), or when the quotient is 100_H or higher (quotient overflow error); otherwise it is cleared. The CF is also affected during the shift / rotate instructions [SHLC, SHRC, ROLC, and RORC]. The data shifted out from a register is set to the CF.

This flag is also a 1-bit register (a boolean accumulator) for the bit manipulation instructions. Set/clear/complement are possible with the CF manipulation instructions.

 Example1 :
 Bit manipulation

 LD
 CF, (0007H) . 5 ; (0001H)2 \leftarrow (0007H)5 \lor (009AH)0

 XOR
 CF, (009AH) . 0

 LD
 (0001H) . 2, CF

 Example2 :
 Arithmetic right shift

 LD
 CF, A . 7
 ; A \leftarrow A / 2

 RORC
 A

(3) Half carry flag (HF)

The HF is set to "1" when a carry occurred between bits 3 and 4 of the operation result during an 8bit addition, or when a borrow occurred from bit 4 into bit 3 of the result during an 8-bit subtraction; otherwise the HF is cleared to "0". This flag is useful in the decimal adjustment for BCD operations (adjustments using the [DAA r], or [DAS r] instructions).

Example : BCD operation

(The A becomes 47_H after executing the following program when A = 19_H , B = 28_H) ADD A, B ; A $\leftarrow 41_H$, HF $\leftarrow 1$ DAA A ; A $\leftarrow 41_H + 06H = 47_H$ (decimal-adjust)

(4) Jump status flag (JF)

Zero or carry information is set to the JF after operation (e. g. INC, ADD, CMP, TEST). The JF provides the jump condition for conditional jump instructions [JRS T/F, +2+d], [JR T/F, +2+d] (T or F is a condition code). Jump is performed if the JF is "1" for a true condition (T), or the JF is "0" for a false condition (F).

The JF is set to "1" after executing the load/exchange/swap/nibble rotate/jump instruction, so that [JRS T, \$ + 2 + d] and [JR T, \$ + 2 + d] can be regarded as an unconditional jump instruction.

Example : Jump status flag and conditional jump instruction INC A JRS T, SLABLE1 ; Jump when a carry is caused by the immediately : preceding operation instruction. LD A, (HL) JRS T, SLABLE2 ; JF is set to "1" by the immediately preceding : instruction, making it an unconditional jump instruction.

Example : The accumulator and flags become as shown below after executing the following instructions when the WA register pair, the HL register pair, the data memory at address 00C5_H, the carry flag and the half carry flag contents being "219A_H", "00C5_H", "D7_H", "1" and "0", respectively.

Ins	truction	Acc. after	Flag after execution						
	detion	execution	JF	ZF	CF	HF			
ADDC	A, (HL)	72	1	0	1	1			
SUBB	A, (HL)	C2	1	0	1	0			
СМР	A, (HL)	9A	0	0	1	0			
AND	A, (HL)	92	0	0	1	0			
LD	A, (HL)	D7	1	0	1	0			
ADD	A, 66H	00	1	1	1	1			

Instruction	Acc. after	Flag after execution						
mstruction	execution	JF	ZF	CF	HF			
INC A	9B	0	0	1	0			
ROLC A	35	1	0	1	0			
RORC A	CD	0	0	0	0			
ADD WA, 0F508H	16A2	1	0	1	0			
MUL W, A	13DA	0	0	1	0			
SET A.5	BA	1	1	1	0			

1.7 Stack and Stack Pointer

1.7.1 Stack

The stack provides the area in which the return address or status, etc. are saved before a jump is performed to the processing routine during the execution of a subroutine call instruction or the acceptance of an interrupt. On a subroutine call instruction [CALL a] / [CALLP n] / [CALLV n], the contents of the PC (the return address) is saved; on an interrupt acceptance, the contents of the PC and the PSW are saved (the PSW is pushed first, followed by PC_H and PC_L). Therefore, a subroutine call occupies two bytes on the stack; an interrupt occupies three bytes.

When returning from the processing routine, executing a subroutine return instruction [RET] restores the contents to the PC from the stack; executing an interrupt return instruction [RETI] / [RETN] restores the contents to the PC and the PSW (the PC_L is popped first, followed by PC_H and PSW).

The stack can be located anywhere within the data memory space except the register bank area, therefore the stack depth is limited only by the free data memory size.

1.7.2 Stack pointer (SP)

The stack pointer (SP) is a 16-bit register containing the address of the next free locations on the stack.

The SP is post-decremented when a subroutine call or a push instruction is executed, or when an interrupt is accepted; and the SP is pre-incremented when a return or a pop instruction is executed. Figure 1-9 shows the stacking order.

MSI	3														L	SB
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	Stack Pointer (SP)															

Figure 1-8. Stack pointer

The SP is not initialized hardware-wise but requires initialization by an initialize routine (sets the highest stack address). [LD SP, mn], [LD SP, gg] and [LD gg, SP] are the SP access instructions (mn ; 16-bit immediate data, gg ; register pair).

```
Example 1 : To initialize the SP

LD SP, 043FH ; SP←043F<sub>H</sub>

Example 2 : To read the SP

LD HL, SP ; HL←SP
```



Figure 1-9. Stack

1.8 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a stand-by controller.



Figure 1-10. System clock controller

1.8.1 Clock generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains a oscillation circuit for the high-frequency clock.

The high-frequency (fc) clock can be easily obtained by connecting a resonator between the XIN / XOUT pins, respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to the XIN pin with the XOUT pin not connected. The 87CH38/K38 is not provided an RC oscillation.



Figure 1-11. Examples of Resonator Connection

Note: Accurate Adjustment of the Oscillation Frequency: Although hardware to externally and directly monitor the basic clock pulse is not provided, the oscillation frequency can be adjusted by providing a program to output fixed frequency pulses to the port while disabling all interrupts and monitoring this pulse. With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

1.8.2 Timing generator

The timing generator generates from the basic clock the various system clocks supplied to the CPU core and peripheral hardware. The timing generator provides the following functions :

- ① Generation of main system clock
- ② Generation of source clocks for time base timer
- **③** Generation of source clocks for watchdog timer
- **④** Generation of internal source clocks for timer / counters TC1 to TC4
- **⑤** Generation of warm-up clocks for releasing STOP mode
- 6 Generation of a clock for releasing reset output
- (1) Configuration of timing generator The timing generator consists of a 21-stage divider with a divided-by-4 prescaler, a main system clock generator, and machine cycle counters, shown in Figure 1-12 as follows. During reset and upon releasing STOP mode, the divider is cleared to "0", however, the prescaler is not cleared.



Figure 1-12. Configuration of timing generator

(2) Machine cycle

Instruction execution and peripherals hardware operation are synchronized with the main system clock. The minimum instruction execution unit is called an "machine cycle". There are a total of 10 different types of instructions for the TLCS-870 Series: ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution.

A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.



Figure 1-13. Machine cycle

1.8.3 Stand-by controller

The stand-by controller starts and stops the oscillation circuit for the high-frequency clock. Operating modes are controlled by the system control registers (SYSCR1, SYSCR2).

Figure 1-14 shows the operating mode transition diagram and Figure 1-15 shows the system control registers.

(1) Operating mode

- ① NORMAL mode
 - In this mode, both the CPU core and on-chip peripherals operate.
- ② IDLE mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active. IDLE mode is started by setting IDLE bit in the system control register 2 (SYSCR2), and IDLE mode is released to NORMAL mode by an interrupt request from on-chip peripherals or external interrupt inputs. When IMF (interrupt master enable flag) is "1" (interrupt enable), the execution will resume upon acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When IMF is "0" (interrupt disable), the execution will resume with the next instruction which follows IDLE mode start instruction.

③ STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with the lowest power consumption during this mode. The output status of all output ports can be set to either output hold or high-impedance under software control.

STOP mode is started by setting STOP bit in the system control register 1 (SYSCR1), and STOP mode is released by an input (either level-sensitive or edge-sensitive can be programmably selected) to the STOP pin. After the warming-up period is completed, the execution resumes with the next instruction which follows the STOP mode start instruction.



Figure 1-14. Operating mode transition diagram

System C	ontrol Reg	gister 1			
SYSCR1 (0038 _H)	76 STOP REL		0 (Initial value: 0000 00**)		
	STOP	STOP mode start	0 : CPU core and peripherals remain active 1 : CPU core and peripherals are halted (start STOP mode)		
	RELM	Release method for STOP mode	0 : Edge-sensitive release 1 : Level-sensitive release		
	RETM	Operating mode after STOP mode	0 : Return to NORMAL mode 1 : Reserved		
	OUTEN	Port output control during STOP mode	0 : High-impedance 1 : Remain unchanged		
	WUT	Warming-up time at releasing STOP mode	00 : 3×2 ¹⁹ /fc [s] 01 : 2 ¹⁹ /fc 1* : Reserved		
	Note 1 : Note 2 :	-	transiting from NORMAL mode to STOP mode. FOP mode while OUTEN = <i>"</i> 0", internal inputs fix <i>"</i> 0". Then there alling edge.	is a	
	Note 3 : Note 4 :	Bits 1 and 0 in SYSCR1 are read fc ; high-frequency clock * ; don't care	l in as undefined data when a read instruction is executed. [Hz]		
	Note 5 :		AL mode without value of RETM, when STOP mode is retuned by ir	put	
System SyscR2 (0039 _H)	Control Re 7 6 "1" "0"	rgister 2 5 4 3 2 " "0" IDLE	_10 (Initial value: 1000 ****)		
	IDLE	IDLE mode start	0 : CPU and watchdog timer remain active 1 : CPU and watchdog timer are stopped (start IDLE mode)	R/W	
	Note 1 : Note 2 : Note 3 : Note 4 :	Do not clear bit 7 in SYSCR2 to * ; don't care	itput goes low) if bit 7 in SYSCR2 are cleared to "0". "0" , and do not set bits 6-5 in SYSCR2 to "1" . s read in as "1" when a read instruction is executed.		

Figure 1-15. System control registers

1.8.4 Operating mode control

(1) STOP mode

STOP mode is controlled by the system control register 1 (SYSCR1) and the STOP pin input. The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting STOP (bit 7 in SYSCR1) to "1". During STOP mode, the following status is maintained.

- 1 Oscillation is turned off, and all internal operations are halted.
- ② The data memory, registers and port output latches are all held in the status in effect before STOP mode was entered. The port output can be select either output hold or high-impedance by setting OUTEN (bit 4 in SYSCR1).
- $\ \ \,$ The divider of the timing generator is cleared to "0".
- (4) The program counter holds the address of the instruction following the instruction which started STOP mode.

STOP mode includes a level-sensitive release mode and an edge-sensitive release mode, either of which can be selected with RELM (bit 6 in SYSCR1).

a. Level-sensitive release mode (RELM = 1)

In this mode, STOP mode is released by setting the STOP pin high. This mode is used for capacitor back-up when the main power supply is cut off and for long term battery back-up.

When the STOP pin input is high, executing an instruction which starts the STOP mode will not place in STOP mode but instead will immediately start the release sequence (warm-up). Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low. The following method can be used for confirmation:

• Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example : Starting STOP mode with an INT5 interrupt.

JRS	(P2) . 0 F, SINT5 (SYSCR1), 0100000B	To reject noise, STOP mode does not start if port P20 is at high Sets up the level-sensitive release mode.
LDW	(SYSCR1) . 7 (IL), 111001111111111B	Starts STOP mode IL12, 11 ← 0 (clears interrupt latches)





Figure 1-16. Level-sensitive release mode

- Note1 : After warming up is started, when STOP pin input is changed "L" level, STOP mode is not placed.
- Note2: When changing to the level-sensitive release mode from the edge-sensitive release mode, the release mode is not switched until a rising edge of the STOP pin input is detected.

b. Edge-sensitive release mode (RELM = 0)

In this mode, STOP mode is released by a rising edge of the STOP pin input. This is used in applications where a relatively short program is executed repeatedly at periodic intervals. This periodic signal (for example, a clock from a low-power consumption oscillator) is input to the STOP pin.

In the edge-sensitive release mode, STOP mode is started even when the STOP pin input is high.



Figure 1-17. Edge-sensitive release mode

<u>STOP mode is released</u> by the following sequence:

- ① The high-frequency clock oscillator is turned on.
- ② A warming-up period is inserted to allow oscillation time to stabilize. During warm-up, all internal operations remain halted. Two different warming-up times can be selected with WUT (bits 2 and 3 in SYSCR1) as determined by the resonator characteristics.
- ③ When the warming-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction (e.g. [SET (SYSCR1). 7]). The start is made after the divider of the timing generator is cleared to "0".

Table 1-1.	Warming-up time example
------------	-------------------------

	e i ii ii anning ap anne	example		
WUT	At fc = 4.194304 MHz	At fc=8MHz		
3×2 ¹⁹ /fc [s] 2 ¹⁹ /fc	375 [ms] 125	196.6 [ms] 65.5		

Note : The warming-up time is obtained by dividing the basic clock by the divider: therefore, the warming-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warming-up time must be considered an approximate value.

STOP mode can also be released by setting the RESET pin low, which immediately performs the normal reset operation.

Oscillator	tor turn on	turn off
circuit Main system clock		
Program counter		a+3
Instruction execution	ion SET (SYSCR1). 7	halt
Port output	trout	Hi-Z (when OUTEN = 0)
Divider	r X n X n+1 X n+2	X n+3 X n+4 X 0
	(a) STOP mode start (Example : Start with SET (SYSCR1). 7 instruction located at address a)	SCR1). 7 instruction located at address a)
	Warming up	
input		
Oscillator circuit turn	tor turn off turn on the turn on the turn off	
Main system clock		
Program counter	a+3	X a+6 X a+5 X a+6 X
Instruction halt execution	tio, halt ion	Instruction at address a + 2 Instruction at address a + 3 Instruction at address a + 4
Port outpi	utpi ^{Hi-Z}	
Divider 0	0 X////////////////////////////////////	
	(b) STOP mode release	
	Figure 1-18. STOP mode start / release	rt / release

Note: When STOP mode is released with a low hold voltage, the following cautions must be observed.

The power supply voltage must be at the operating voltage level before releasing the STOP mode. The RESET pin input must also be high, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower rate than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (hysteresis input).

(2) IDLE mode

IDLE mode is controlled by the system control register 2 and maskable interrupts. The following status is maintained during IDLE mode.

- ① Operation of the CPU and watchdog timer is halted. On-chip peripherals continue to operate.
- ② The data memory, CPU registers and port output latches are all held in the status in effect before IDLE mode was entered.
- ③ The program counter holds the address of the instruction following the instruction which started IDLE mode.

Example : Starting IDLE mode. SET (SYSCR2) . 4 ; IDLE←1

IDLE mode includes a normal release mode and an interrupt release mode. Selection is made with the interrupt master enable flag (IMF). Releasing the IDLE mode returns to NORMAL mode.

a. Normal release mode (IMF = "0")

IDLE mode is released by any interrupt source enabled by the individual interrupt enable flag (EF). Execution resumes with the instruction following the IDLE mode start instruction (e.g. [SET (SYSCR2).4]). Normally, IL (Interrupt Latch) of interrupt source to release IDLE mode must be cleared by load instructions.





b. Interrupt release mode (IMF = "1")

IDLE mode is released and interrupt processing is started by any interrupt source enabled with the individual interrupt enable flag (EF). After the interrupt is processed, the execution resumes from the instruction following the instruction which started IDLE mode.

IDLE mode can also be released by setting the RESET pin low, which immediately performs the reset operation. After reset, the 87CM38/P38/S38 are placed in NORMAL mode.

Note : When a watchdog timer interrupt is generated immediately before IDLE mode is started, the watchdog timer interrupt will be processed but IDLE mode will not be started.



1.9 Interrupt Controller

The 87CH38/K38 has a total of 14 interrupt sources: 5 externals and 9 internals. Nested interrupt control with priorities is also possible. Two of the internal sources are pseudo non-maskable interrupts; the remainder are all maskable interrupts.

Interrupt latches (IL) that hold the interrupt requests are provided for interrupt sources. Each interrupt vector is independent.

The interrupt latch is set to "1" when an interrupt request is generated and requests the CPU to accept the interrupt. The acceptance of maskable interrupts can be selectively enabled and disabled by the program using the interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). When two or more interrupts are generated simultaneously, the interrupt is accepted in the highest priority order as determined by the hardware. Figure 1-21 shows the interrupt controller.

	Interrupt Source	Enable Condition	Interrupt Latch	Vector Table Address	Priority
Internal/ External	(Reset)	Non-Maskable	_	FFFE _H	High 0
Internal	Internal INTSW (Software interrupt)		—	FFFC _H	1
Internal	Internal INTWDT (Watchdog Timer interrupt)		IL ₂	FFFA _H	2
External	INT0 (External interrupt 0)	IMF = 1, INT0EN = 1	IL ₃	FFF8 _H	3
Internal	INTTC1 (16-bit TC1 interrupt)	$IMF \cdot EF_4 = 1$	IL ₄	FFF6 _H	4
	reserved	$IMF \cdot EF_5 = 1$	IL ₅	FFF4 _H	5
Internal	INTTBT (Time Base Timer interrupt)	$IMF \cdot EF_6 = 1$	IL ₆	FFF2 _H	6
External	INT2 (External interrupt 2)	$IMF \cdot EF_7 = 1$	IL ₇	FFF0 _H	7
Internal	INTTC3 (8-bit TC3 interrupt)	$IMF \cdot EF_8 = 1$	IL ₈	FFEE _H	8
Internal	INTSBI (Serial bus Interface interrupt)	$IMF \cdot EF_9 = 1$	۱Lو	FFEC _H	9
Internal	INTTC4 (8-bit TC4 interrupt)	$IMF \cdot EF_{10} = 1$	IL ₁₀	FFEA _H	10
External	INT3 (External interrupt 3, Remote control receive interrupt)	$IMF \cdot EF_{11} = 1$	IL ₁₁	FFE8 _H	11
External	INT4 (External interrupt 4)	$IMF \cdot EF_{12} = 1$	IL ₁₂	FFE6 _H	12
Internal	INTOSD (OSD interrupt)	$IMF \cdot EF_{13} = 1$	IL ₁₃	FFE4 _H	13
Internal	INTTC2 (16-bit TC2 interrupt)	$IMF \cdot EF_{14} = 1$	IL ₁₄	FFE2 _H	14
External	INT5 (External interrupt 5)	$IMF \cdot EF_{15} = 1$	IL ₁₅	FFE0 _H	Low 15

Table 1-2. Interrupt sources



(1) Interrupt latches (IL 15 to 2)

Interrupt latches are provided for each source, except for a software interrupt. The latch is set to "1" when an interrupt request is generated, and requests the CPU to accept the interrupt. The latch is cleared to "0" just after the interrupt is accepted. All interrupt latches except INT3 are initialized to "0" during reset. The interrupt latch of INT3 is unstable during reset.

The interrupt latches are assigned to addresses $003C_H$ and $003D_H$ in the SFR. Each latch can be cleared to "0" individually by an instruction; however, the read-modify-write instruction such as bit manipulation or operation instructions cannot be used (Do not clear the IL₂ for a watchdog timer interrupt to "0"). Thus, interrupt requests can be cancelled and initialized by the program. Note that interrupt latches cannot be set to "1" by any instruction.

The contents of interrupt latches can be read out by an instruction. Therefore, testing interrupt requests by software is possible.

Example 1 :	Clears ir	nterrup	ot latches		
	LDW	(IL)	, 1110101010111111B	;	IL ₁₂ , IL ₁₀ , IL ₈ , IL ₆ ←0
Example 2 : R	leads inte	errupt	latches		
	LD	WA,	(IL)	;	W←IL _H , A←IL _L

Example 3 : Tests an interrupt latch

IE21	(ILH).4	
JR	F, SSET	

(2) Interrupt enable register (EIR)

The interrupt enable registers (EIR) enable and disable the acceptance of interrupts, except for the pseudo non-maskable interrupts (software and watchdog timer interrupts). Pseudo non-maskable interrupts are accepted regardless of the contents of the EIR; however, the pseudo non-maskable interrupts cannot be nested more than once at the same time. For example, the watchdog timer interrupt is not accepted during the software interrupt service.

; if IL₁₂ = 1 then jump

The EIR consists of an interrupt master enable flag (IMF) and individual interrupt enable flags (EF). These registers are assigned to addresses $003A_H$ and $003B_H$ in the SFR, and can be read and written by an instruction (including read-modify-write instructions such as bit manipulation instructions).

① Interrupt master enable flag (IMF)

The interrupt master enable flag (IMF) enables and disables the acceptance of all interrupts, except for pseudo non-maskable interrupts. Clearing this flag to "0" disables the acceptance of all maskable interrupts. Setting to "1" enables the acceptance of interrupts.

When an interrupt is accepted, this flag is cleared to "0" to temporarily disable the acceptance of maskable interrupts. After execution of the interrupt service program, this flag is set to "1" by the maskable interrupt return instruction [RETI] to again enable the acceptance of interrupts. If an interrupt request has already been occurred, interrupt service starts immediately after execution of the [RETI] instruction.

Pseudo non-maskable interrupts are returned by the [RETN] instruction. In this case, the IMF is set to "1" only when pseudo non-maskable interrupt service is started with interrupt acceptance enabled (IMF = 1). Note that the IMF remains "0" when cleared by the interrupt service program.

The IMF is assigned to bit 0 at address $003A_H$ in the SFR, and can be read and written by an instruction. The IMF is normally set and cleared by the [EI] and [DI] instructions, and the IMF is initialized to "0" during reset.

2 Individual interrupt enable flags (EF₁₅ to EF₄) These flags enable and disable the acceptance of individual maskable interrupts. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of an interrupt, setting the bit to "0" disables acceptance. Example 1 : Sets EF for individual interrupt enable, and sets IMF to "1". LDW (EIR), 11101000000001B ; EF₁₅ to EF₁₃, EF₁₁, IMF←1 Example 2 : Sets an individual interrupt enable flag to "1". SET (EIRH).4 ; EF₁₂←1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 0 IL (003C, 003D_H) IL₁₅ IL₁₄ IL₁₃ IL₁₂ IL₁₁ IL₁₀ ۱Lو IL₈ IL₇ IL_2 IL_6 IL_5 IL4 IL₃ IL_L (003C_H) IL_H (003D_H) 0000*000 000000**) (Initial Value : EIR (003A, 003B_H) EF₁₅ : EF₁₄ : EF₁₃ : EF₁₂ : EF₁₁ : EF₁₀ : EF₉ : EF₈ EF7 ÷ EF₆ IMF EF₅ EF₄ EIR_H (003B_H) EIR_L (003A_H) (Initial Value : 00000000 0000***0) Note1: Do not use any read-modify-write instruction such as bit manipulation for clearing IL. Note2: Do not clear IL_2 to "0" by an instruction. Note3: Do not set IMF to "1" during non-maskable interrupt service program.

Figure 1-22. Interrupt latch (IL) and interrupt enable register (EIR)

1.9.1 Interrupt sequence

An interrupt request is held until the interrupt is accepted or the interrupt latch is cleared to "0" by a reset or an instruction. Interrupt acceptance sequence requires 8 machine cycles (4 μ s at fc = 8 MHz in NORMAL mode) after the completion of the current instruction execution. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for pseudo non-maskable interrupts).

- (1) <u>Interrupt acceptance processing</u> is as follows:
 - ① The interrupt master enable flag (IMF) is cleared to "0" to temporarily disable the acceptance of any following maskable interrupts. When a non-maskable interrupt is accepted, the acceptance of any following interrupts is temporarily disabled.
 - ② The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
 - ③ The contents of the program counter (return address) and the program status word are saved (pushed) onto the stack. The stack pointer is decremented 3 times.
 - (4) The entry address of the interrupt service program is read from the vector table address, and the entry address is loaded to the program counter.
 - **5** The instruction stored at the entry address of the interrupt service program is executed.



Figure 1-23. Timing chart of interrupt acceptance and interrupt return instruction

Example : Correspondence between vector table address for INTTBT and the entry address of the interrupt service program.



A maskable interrupt is not accepted until the IMF is set to "1" even if a maskable interrupt of higher priority than that of the current interrupt being serviced.

When nested interrupt service is necessary, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

(2) Saving / restoring general-purpose register

During interrupt acceptance processing, the program counter and the program status word are automatically saved on the stack, but not the accumulator and other registers. These registers are saved by the program if necessary. Also, when nesting multiple interrupt services, it is necessary to avoid using the same data memory area for saving registers.

The following method is used to save/restore the general-purpose registers:

① General-purpose register save/restore by register bank changeover:

General-purpose registers can be saved at high-speed by switching to a register bank that is not in use. Normally, bank 0 is used for the main task and banks 1 to 15 are assigned to interrupt service tasks. To increase the efficiency of data memory utilization, the same bank is assigned for interrupt sources which are not nested.

The switched bank is automatically restored by executing an interrupt return instruction [RETI] or [RETN]. Therefore, it is not necessary for a program to save the RBS.

Example : Register Bank Changeover PINTxx : LD RBS, n ; Switches to bank n (1 µs at 8 MHz) Interrupt processing RETI ; Restores bank and Returns





Figure 1-24. Saving/restoring general-purpose registers

General-purpose register save / restore using push and pop instructions:
 To save only a specific register, and when the same interrupt source occurs more than once, the general-purpose registers can be saved/restored using push/pop instructions.
 Example : Register save using push and pop instructions



③ General-purpose registers save/restore using data transfer instructions: Data transfer instructions can be used to save only a specific general-purpose register during processing of a single interrupt.

Example : Saving/restoring a register using data transfer instructions PINTxx : LD (GSAVA), A ; Save A register interrupt processing LD A, (GSAVA) ; Restore A register RETI ; Return

The interrupt return instructions [RETI] / [RETN] perform the following operations.

	[RETI] Maskable interrupt return		[RETN] Non-maskable interrupt return
1	The contents of the program counter and the program status word are restored from the stack.	1	The contents of the program counter and program status word are restored from the stack.
2	The stack pointer is incremented 3 times.	2	The stack pointer is incremented 3 times.
3	The interrupt master enable flag is set to "1".	3	The interrupt master enable flag is set to "1" only when a non-maskable interrupt is accepted in interrupt enable status. However, the interrupt master enable flag remains at "0" when so clear by an interrupt service program.

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

Note: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

1.9.2 Software interrupt (INTSW)

Executing the [SWI] instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt). However, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will not generate a software interrupt but will result in the same operation as the [NOP] instruction. Thus, the [SWI] instruction behaves like the [NOP] instruction.

Note: At the development tool, if processing of a non-maskable interrupt is already underway, executing the SWI instruction will generate a software interrupt as a software brake.

Use the [SWI] instruction only for detection of the address error or for debugging.

① Address error detection

 FF_H is read if for some cause such as noise the CPU attempts to fetch an instruction from a nonexistent memory address. Code FF_H is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FF_H to unused areas of the program memory. the address trap reset is generated in case that an instruction is fetched from RAM or SFR areas.

Note : The fetch data from addresses 1080_H to $10FF_H$ (test ROM area) is not "FF_H".

② Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

1.9.3 External interrupts

The 87CH38/K38 have three external interrupt inputs (INT0, INT2, INT3, INT4, and INT5). Three of these are equipped with digital noise rejection circuits (pulse inputs of less than a certain time are eliminated as noise). Edge selection is also possible with INT2, INT3 and INT4.

The INTO / P50 pin can be configured as either an external interrupt input pin or an input / output port, and is configured as an input port during reset.

Edge selection of INT2, INT4 pin input is performed by the external interrupt control register (EINTCR). Edge selection and noise rejection control for INT3 pin input are performed by the Remote-control signal processor control registers. (refer to the selection of the Remote-control signal processor.) When INT0EN = 0, the IL₃ will not be set even if the falling edge of INT0 pin input is detected.

Source	Pin	Secondary function pin	Enable conditions	Edge	Digital noise reject
INT0	INT0	P50/TC2/PWM8	IMF = 1, INTOEN = 1	falling edge	— (hysteresis input)
INT2	INT2	P53/TC1	$IMF \cdot EF_7 = 1$	falling edge or rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses equal to or more than 24/fc [s] are regarded as signals.
INT3	INT3	P30/RXIN	$IMF \cdot EF_{11} = 1$	falling edge, rising edge or falling / rising edge	Refer to the selection of the Remote control signal preprocessor.
INT4	INT4	P32	IMF • EF ₁₂ = 1	falling edge or rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses equal to or more than 24/fc [s] are regarded as signals.
INT5	INT5	P20/STOP	$IMF \cdot EF_{15} = 1$	falling edge	— (hysteresis input)

Note 1: The pulse width (both "H" and "L" level) for input to the INTO and INTS pin must be over 1 machine cycle.

tINITH



 $t_{INTL}, t_{INTH} > tcyc$ (Note : tcyc = 4/fc [s])

Note 2: The noise reject function is also affected for timer / counter input (TC1 pin).

tINITI

Note 3 : If a noiseless signal is input to the external interrupt pin in the NORMAL 1 or IDLE 1 mode, the maximum time from the edge of input signal until the IL is set is as follows :

INT2, INT4 pins

2 INT3 pin

25/fc [s]

Refer to the section of the Remote control preprocessor.

Note 4: When high-impedance is specified for port output in stop mode, port input is forcibly fixed to low level internally. Thus, interrupt latches of external interrupt inputs except P20 (INT5/STOP) which are also used as ports may be set to "1". To specify high-impedance for port output in stop mode, first disable interrupt service (IMF = 0), activate stop mode. After releasing stop mode, clear interrupt latches using load instruction, then, enable interrupt service.

EINTCR (0037 _H)	7 6 "0" INTOE	5 4 3 2 EN (TC4ES) INT4 ES (TC3ES) INT2 ES .	1 0 "0" "0" (Initial value : *000 000*)							
	INTOEN	P50 / INTO pin configuration	0 : P50 input / output 1 : INTO pin (The output latch should be set to "1".)							
	INT4 ES INT2 ES	INT4, INT2 edge select	0 : Rising edge 1 : Falling edge	only						
	Note 1 : Note 2 :	2: Do not change EINTCR when IMF = 1. After changing EINTCR, interrupt latches of external interrupt inputs must be cleared to "0" using load instruction.								
	Note 3 :									
	Note 4 :	In order to change an edge of t	is: imer counter input by rewriting the contents of INT2ES and INT e the contents after timer counter is stopped (TC*s = 0), that is,	T4ES						
		interrupt disable state. Then, o	lear interrupt laches of external interrupt inputs (INT2 and INT of rewriting to change to interrupt enable state. Finally, start							
	Example :	LD (TC1CR),(DI	; IMF \leftarrow 0 (disables interrupt service)	ı edge.						
	-	LD (EINTCR), NOP 8 machine ~	, UUUUUUUUB , INTZES ← I (change edge selection)							
	_	cycles NOP	L11111B ; IL7 ← 0 (clears interrupt latch)							
	N / F	EI LD (TClCR),(
	Note 5 : Note 6 :	level internally. Thus, interrup also used as ports may be set to	fied for port output in stop mode, port input is forcibly fixed to t latches of external interrupt inputs except P20 (INT5/STOP) w o "1". To specify high-impedance for port output in stop mode, = 0) , activate stop mode. After releasing stop mode, clear inter	hich are first						
	Example : A	Activating stop mode (CM38/P38								
	LD	(SYSCR1),01000000B	; OUTEN ← 0 (specifies high-impedance)							
	DI		; IMF $\leftarrow 0$ (disables interrupt service)							
	SEL		<pre>; STOP ← 1 (activates stop mode) 1B ; IL12,11,7,5,3 ← 0 (clears interrupt latches)</pre>							
	201	,,================================	; IMF \leftarrow 1 (enables interrupt service)							

Figure 1-25. External interrupt control register

1.10 Watchdog Timer (WDT)

The watchdog timer rapidly detects the CPU malfunction such as endless looping caused by noise or the like, and resumes the CPU to the normal state.

The watchdog timer signal for detecting malfunction can be selected either as a reset output or a nonmaskable interrupt request. However, selection is possible only once after reset. At first, the reset output is selected.

When the watchdog timer is not being used for malfunction detection, it can be used as a timer to generate an interrupt at fixed intervals.


1.10.1 Watchdog timer configuration

Figure 1-26. Watchdog timer configuration

1.10.2 Watchdog timer control

Figure 1-26 shows the watchdog timer control registers (WDTCR1, WDTCR2). The watchdog timer is automatically enabled after reset.

- (1) Malfunction detection methods using the watchdog timer
 - The CPU malfunction is detected as follows:
 - 1 Setting the detection time, selecting output, and clearing the binary counter.
 - **②** Repeatedly clearing the binary counter within the setting detection time.

If a CPU malfunction occurs for any cause, the watchdog timer output will become active on the rise of an overflow from the binary counters unless the binary counters are cleared. At this time, when WDTOUT = 1 a reset is generated, which drives the $\overrightarrow{\text{RESET}}$ pin low to reset the internal hardware and the external circuits. When WDTOUT = 0, a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in STOP mode (including warm-up) or IDLE mode, and automatically restarts (continues counting) when STOP/IDLE mode is released.

Example : Sets the watchdog timer detection time to 2²¹/fc [s] and resets the CPU malfunction.

	LD	(WDTCR2),	4EH	;	Clears the binary counters
	_LD	(WDTCR1),	00001101B	;	WDTT←10, WDTOUT←1
Within WDT	LD	(WDTCR2),	4EH	;	Clears the binary counters
detection time	:				(always clear immediately after changing WDTT)
	LD	(WDTCR2),	4EH	;	Clears the binary counters
Within WDT	1				
detection time	LD	(WDTCR2),	4EH	;	Clears the binary counters

WDTCR1 (0034 _H)	7 6	5 4 3 2	1 0 TT WDT (Initial value : **** 1001)							
(0001-1)	WDTEN	Watchdog timer enable/disable	0 : Disable (It is necessary to write the disable code to WDTCR2) 1 : Enable							
	WDTT	Watchdog timer detection time	$00: 2^{25}$ / fc[s](4.194 s at fc = 8 MHz) $01: 2^{23}$ / fc(1.048 s at fc = 8 MHz) $10: 2^{21}$ / fc(262.1 ms at fc = 8 MHz) $11: 2^{19}$ / fc(65.5 ms at fc = 8 MHz)							
	WDTOUT	Watchdog timer output select	0 : Interrupt request 1 : Reset output							
	Note 2 : Note 3 : Note 4:	, .	'Hz] * ; don't care er and must not be used with any of read-modify-write instructi • clear the counter just before switching to STOP mode.	ons						
		-	st before switching to STOP mode, clear the counter again							
Vatchdoo	-	When the counter is cleared ju subsequently to releasing STOI ntrol Register 2	st before switching to STOP mode, clear the counter again							
Vatchdog WDTCR2 (0035 _H)	g Timer Cor 7 6	When the counter is cleared ju subsequently to releasing STO	st before switching to STOP mode, clear the counter again							
WDTCR2	-	When the counter is cleared ju subsequently to releasing STOI ntrol Register 2	st before switching to STOP mode, clear the counter again P mode.	write only						

Figure 1-27. Watchdog timer control registers

(2) Watchdog timer enable

The watchdog timer is enabled by setting WDTEN (bit 3 in WDTCR1) to "1". WDTEN is initialized to "1" during reset, so the watchdog timer operates immediately after reset is released.

Example : Enables watchdog timer LD (WDTCR1), 00001000B ; WDTEN←1

(3) Watchdog timer disable

The watchdog timer is disabled by writing the disable code (B1_H) to WDTCR2 after clearing WDTEN (bit 3 in WDTCR1) to "0". The watchdog timer is not disabled if this procedure is reversed and the disable code is written to WDTCR2 before WDTEN is cleared to "0". The watchdog timer is halted temporarily in STOP mode (including warm-up) and IDLE mode, and restarts automaticallyafter STOP or IDLE mode is released.

During disabling the watchdog timer, the binary counters are cleared to "0".

Example : Disables watchdog timer

LDW (WDTCR1) , 0B101H ; WDTEN←0, WDTCR2←disable code

1.10.3 Watchdog timer interrupt (INTWDT)

This is a pseudo non-maskable interrupt which can be accepted regardless of the contents of the EIR. If a watchdog timer interrupt or a software interrupt is already accepted, however, the new watchdog timer interrupt waits until the previous non-maskable interrupt processing is completed (the end of the [RETN] instruction execution).

The stack pointer (SP) should be initialized before using the watchdog timer output as an interrupt source with WDTOUT.

Example : Watchdog timer interrupt setting up.

LD SP, 043FH ; Sets the stack pointer

LD (WDTCR1) , 00001000B ; WDTOUT \leftarrow 0

1.10.4 Watchdog timer reset

If the watchdog timer output becomes active, a reset is generated, which drives the $\overline{\text{RESET}}$ pin (sink open drain output) low to reset the internal hardware and the external circuits. The reset output time is 2²⁰/fc [s] (131 ms at fc = 8 MHz).



Figure 1-28. Watchdog timer interrupt / reset

1.11 Reset Circuit

The TLCS-870 Series has four types of reset generation procedures: an external reset input, an address-trap-reset, a watchdog timer reset and a system-clock-reset. Table 1-4 shows on-chip hardware initialization by reset action. The internal source reset circuit (watchdog timer reset, address trap reset, and system clock reset) is not initialized when power is turned on. Thus, output from the RESET pin may go low (2²⁰/fc [s.] 131 ms at 8 MHz) when power is turned on.

Table 1-4. Initializing internal status by reset action

On-chip Hardware		Initial Value	On-chip Hardware	Initial Value
Program counter	(PC)	(FFFF _H) · (FFFE _H)	Divider of Timing generator	0
Register bank selector	(RBS)	0	Watchdog timer	Enable
Jump status flag	(JF)	1		Refer to I/O port
Interrupt master enable flag Interrupt individual enable flac	(IMF) Is (EF)	0	Output latches of I/O ports	circuitry
Interrupt latches	(IL)	0	Control registers	Refer to each of control register

1.11.1 External reset input

When the RESET pin is held at low for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the $\overline{\text{RESET}}$ pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFE_H to FFFF_H.

The RESET pin contains a Schmitt trigger (hysteresis) with an internal pull-up resistor. A simple power-on-reset can be applied by connecting an external



Figure 1-29. Simple power-onreset circuitry

1.11.2 Address-trap-reset

If a CPU malfunction occurs and an attempt is made to fetch an instruction from the RAM or the SFR area (addresses 0000_{H} to $023F_{\text{H}}$ [87CH38/K38]), an address-trap-reset will be generated. Then, the RESET pin output will go low. The reset time is 2^{20} /fc [s] (131 ms at fc = 8 MHz).



Figure 1-30. Address-trap-reset

1.11.3 Watchdog timer reset

Refer to Section "1.10 Watchdog Timer".

1.11.4 System-clock-reset

Clearing both bits 7 and 6 in SYSCR2 to "0" stops high-frequency oscillation, and causes the MCU to deadlock. This can be prevented by automatically generating a reset signal whenever (bit 7 in SYSCR2) = (bit 6 in SYSCR2) = 0 is detected to continue the oscillation. Then, the RESET pin output goes low from high-impedance. The reset time is $2^{20}/fc$ [s] (131 ms at fc = 8 MHz).

1.12 ROM corrective function

The ROM corrective function can patch the part (s) of on-chip ROM with some bugs. The patched data should be loaded from an external memory at the initialized routine beforehand. The figure below shows one example of configurations loading the patched data via I²C-bus. The ROM corrective function have two modes. One is to replace the instruction on a certain address in the ROM with the jump instruction to branch into the RAM area where the patched codes and/or data are loaded (Program Jump Mode). The other is to replace a byte or a word (2 byte) length data in the ROM with the patched data (Data Replacement Mode). When the ROM corrective function is enabled, the address-trap-reset is automatically disabled on the RAM area from $0140_{\rm H}$ where the patched program is running.

- Note1: When use ROM correction circuit, it is necessary to contain a program which operates to load patch data or program code from external memory to internal date RAM in an initial routine.
- Note2: BM87CS38N0A does not support the ROM corrective function.
- Note3: RAM area which is used for ROM correction circuit in 87CH38/K38 can use address from 0140H to 023FH, but RAM area which is used for ROM correction circuit in OTP (87PS38) can use address from 0240H to 083FH. Therefore, when using ROM correction circuit in 87CH38/K38, load address for patch program codes and jump vector must be changed after debugging a program by OTP.

Example :



1.12.1 Configuration



Figure 1-31. ROM correction circuit

1.12.2 Control

The ROM corrective function is controlled by ROM corrective control register (ROMCCR) and ROM corrective data register (ROMCDR).



Figure 1-32. ROM corrective control register and ROM corrective data register

(1) The ROM corrective data register writing

The ROM corrective data register has four banks corresponding to four independent locations to patch. The write data counter (WDC) points each bank to set. (Figure 1-33.)





Whenever ROMCDR is written, WDC is incremented to indicate what data is writen via ROMCDR. During reset, WDC is intialized to "0".

- (1) The lower start address of the corrective area (8 bits)
- (2) The upper start address of the corrective area (8 bits)
- (3) The lower jump address / replacement data (8 bits)
- (4) The upper jump address / replacement data (8 bits)

Note : Corrective addresses must have over five address each other.

1.12.3 Functions

The ROM corrective function can correct maximum four ROM areas with their corresponding four banks of ROM corrective registers. Either program jump mode or data replacement mode is selected for each bank by CM0 - CM3 respectively.

(1) Program jump mode

The program jump mode is to execute the program in the RAM area to correct the bug (s) in the ROM. The start address of ROM that should be patched and the jump vector pointing the RAM area are specified by ROMCDR. When the program is about to run on the code at this start address, the jump instruction is issued, the program branches into the RAM at the jump vector, and the subsequent program codes primarily loaded into this RAM area are excuted. After this patch program execution, the program must be returned to the ROM area by any of the jump instructions at the end of this RAM area. By doing these, the correction of the bug is completed. The program jump mode can be selected at CMn = 0 (n = 0 - 3 for each bank). The start address must point the 1 st byte of the instruction codes (Op-Code).

Note: Corrective address must be assigned to 1st byte of instruction codes on the program jump mode.

Example : There is bugs on the locations from $C020_H$ to $C085_H$

The corrective address, the jump vector, the program patch codes and other information to patch the ROM with the bugs must be read out from any of memory storage that holds them during initial program routine. CMn = 0 specifies the program jump mode. Subsequently, the patch program codes are loaded into RAM (0200_H to 022F_H). The start address (C020_H) of the ROM necessary to patch is written to the corrective ROM address registers, and the start address (0200_H) of the RAM area to patch is loaded onto the jump address registers. When the instruction at C020_H is fetched, the instruction to jump into 0200_H is unconditionally executed instead of the instruction at C020_H, and the subsequent patch program codes are executed. The jump instruction at the end of the patch program codes returns to the ROM at C086_H.



(2) Data replacement mode

The data replacement mode is to directly replace a single byte or word (2 byte) length data with the replacement data which are written via ROMCDR.

The program jump mode can work as the equivalent data replacement mode. However, when many instructions refer a certain data in the ROM which must be patched, the program jump mode consumes the same number of banks as that of the instructions referring this (these) data. ROM data replace mode reduces this kind of bank consumption.

Note : The instruction that accesses to an only byte is replaced to an only start byte.

By setting CMn to "1", the data replacement mode is selected. The start address of ROM data is set to the corrective ROM address, and two bytes replacement data is set to the patch data register via ROMCDR. The corrective address must point the constant data in the data replacement mode. It is impossible to replace opecode and operand in the data replacement mode.

 Note1 : Corrective address must be assigned to constant data area on the data replacement mode. (Ope-code and operand can not be replaced by ROM correction circuit)
 Note2 : Instructions which incluedes "(HL +)" or "(– HL)" operation can not be replaced by ROM correction circuit on the data replacement mode.

Example :

The start address is set to $C020_H$ as the location of the replaced data. Two bytes of the patch data are set 33_H for $C020_H$, CC_H for $C021_H$.



1. At HL = $C020_H$, Executing LD A, (HL) loads 33_H in A. (Data replacement)

- 2. At $HL = C021_{H}$, Executing LD A, (HL) loads AA_{H} in A. (No data replacement)
- 3. At $HL = C020_H$, Executing LD WA, (HL) loads $CC33_H$ in WA. (Data replacement)

2. On-Chip Peripherals Functions

2.1 Special Function Registers (SFR) and Data Buffer Registers (DBR)

The TLCS-870 Series uses the memory mapped I/O system and all peripherals control and data transfers are performed through the special function registers (SFR) and data buffer registers (DBR). The SFR are mapped to addresses $0000_{\rm H}$ to $003F_{\rm H}$, and the DBR to addresses $0F80_{\rm H}$ to $0FFF_{\rm H}$. Figure 2-1 shows the list of the 87CH38/K38 SFRs and DBRs.

rese P2 F P3 F P4 F P5 F P6 F P7 F rese rese		0020 _H 21 22 23 24 25 26 27		SBICR1 (SBI control 1) (SBI data buffer) 12CAR (I ² C-bus address) SBICR2 (SBI control 2) eserved PWMCR (PWM control) PWMDBR (PWM data buffer)					
P2 F P3 F P4 F P5 F P6 F P7 F rese rese	Port Port Port Port Port Port Port	22 23 24 25 26		I2CAR (I2C-bus address) SBICR2 (SBI control 2) eserved PWMCR (PWM control)					
P3 F P4 F P5 F P6 F P7 F rese rese	Port Port Port Port Port Port	23 24 25 26	PWMSR (PWM status)	SBICR2 (SBI control 2) eserved PWMCR (PWM control)					
P4 F P5 F P6 F P7 F rese rese	Port Port Port Port Port	24 25 26	PWMSR (PWM status)	eserved PWMCR (PWM control)					
P5 F P6 F P7 F rese rese	Port Port Port Port	25 26	PWMSR (PWM status)	PWMCR (PWM control)					
P6 F P7 F rese rese	Port Port	26	_						
P7 F rese rese	Port			PWMDBR (PWM data buffer)					
rese rese		27							
rese	rved		PMPXCF	(Port control)					
		28	reserved						
raca	rved	29	re	eserved					
1636	rved	2A	re	eserved					
rese	rved	2B	re	eserved					
_	P4CR (P4 I/O control)	2C	reserved						
-	P6CR (P6 I/O control)	2D	re	eserved					
ADCCR (A/D Cor	nverter Control)	2E	re	eserved					
(A/D CONV. Result)		2F	re	eserved					
-	TREG1AL (Timor register 1A)	30	re	eserved					
_	TREG1A _H	31	re	eserved					
(Timor registor 1P)		32	re	eserved					
H		33	re	eserved					
_	TC1CR (TC1 control)	34	-	WDTCR1 (WDT control)					
-	TC2CR (TC2 control)	35		WDTCR2					
-	TREG2	36	TBTCR	(TBT control)					
-	TREG2 _H	37	EINTCR (Exter	r. interrupt control)					
TREG3A (Time	er register 3A)	38	SYSCR1	(Sustan control)					
(Timer register 3B)	–	39	SYSCR2	(System control)					
-	TC3CR (TC3 control)	3A	EIRL						
-	TREG4 (Timer register 4)	3B	EIR _H	(Interrupt enable register)					
_	TC4CR (TC4 control)	3C		(In-ta-mark In-ta-h)					
rese	rved	3D		(Interrupt latch)					
rese	rved	3E	re	eserved					
rese	rved	3F	PSW (Program status word)	RBS (Register bank selector)					
	- ADCCR (A/D Cor (A/D CONV. Result) 	- P6CR (P6 I/O control) ADCCR (A/D Converter Control) (A/D CONV. Result) - TREG1A _L (Timer register 1A) - TREG1A _L (Timer register 1A) - TC1CR (TC1 control) - TC2CR (TC2 control) - TREG2 _L (Timer register 2) - TREG2 _H (Timer register 2) - TREG3A (Timer register 3A) (Timer register 3B) - - TC3CR (TC3 control) - TREG4 (Timer register 4) - TC4CR (TC4 control) reserved reserved	-P6CR (P6 I/O control)2DADCCR (A/D Converter Control)2E(A/D CONV. Result)2F-TREG1A, (Timer register 1A)30-TREG1A, (Timer register 1B)31-TC1CR (TC1 control)34-TC2CR (TC2 control)35-TREG2, (Timer register 2)36-TREG2A, (Timer register 3A)38(Timer register 3B)-39-TC3CR (TC3 control)3A-TREG4 (Timer register 4)3B-TC4CR (TC4 control)3Creserved3Ereservedreserved3F	- P6CR (P6 I/O control) 2D ADCCR (A/D Converter Control) 2E ref ADCONV. Result) 2F ref - TREG1AL 30 - TREG1AL 30 - TREG1AL 30 - TREG1AL 31 - TREG1AL 31 - TC1CR (TC1 control) 34 - TC2CR (TC2 control) 35 - TREG2L - TREG2L - TREG2L - TREG2L - TREG2L - TREG2L - TREG2L - TREG3A (Timer register 3A)					

Figure 2-1-1. SFR & DBR

TMP87CH38/K38

TOSHIBA



Figure 2-1-2. DBR

2.2 I/O Ports

The 87CH38/K38 has 6 parallel input/output ports (33pins) as follows:

	Primary Function	Secondary Functions						
Port P2	1-bit I/O port	external interrupt input, and STOP mode release signal input						
Port P3	6-bit I/O port	external interrupt input, remote control signal input, timer / counter input, and serial bus interface input/output						
Port P4	8-bit I/O port	pulse width modulation output						
Port P5	8-bit I/O port	pulse width modulation output, external interrupt input, serial bus interface input / output and A/D converter input						
Port P6	8-bit I/O port	R, G, B and Y/BL output from OSD circuitry, A/D converter input, test video signal output						
Port P7	2-bit I/O port	horizontal synchronous pulse input and vertical synchronous pulse input to OSD circuitry						

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should either be held externally until read or reading should be performed several times before processing. Figure 2-2 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing can not be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.

fetch cycle fetch cycle read cycle ←──> ←──>	fetch cycle fetch cycle write cycle < → < →
Instruction 50 S1 S2 S3 S0 S1 S2 S3 S0 S1 S2 S3 execution Ex.: LD A, (x)	Instruction <u>\$0_\$1_\$2_\$3_\$0_\$1_\$2_\$3_\$0_\$1_\$2_\$3</u> executionE _Ϋ .: LD (૪), Α
Input strobe	Output latch pulse
Data input	Data outputoldnew
(a) Input Timing	(b) Output Timing
Note : The positions of the read and w	rite cycles may vary, depending on the instruction.

Figure 2-2. Input/output timing (Example)

When reading an I/O port except programmable I/O ports, whether the pin input data or the output latch contents are read depends on the instructions, as shown below:

- (1) Instructions that read the output latch contents
 - ① XCH r, (src)
- ⑤ LD (pp) . b, CF
- ② CLR/SET/CPL (src).b
- 6 ADD/ADDC/SUB/SUBB/AND/OR/XOR
- (src), n ③ CLR/SET/CPL (pp).g (rc) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)
- 4 LD (src).b, CF

(2) Instructions that read the pin input data

- ① Instructions other than the above (1)
- ② (HL) side of ADD/ADDC/SUB/SUBB/AND/OR/XOR (src), (HL)

2.2.1 Port P2 (P20)

Port P2 is a 1-bit input/output port. It is also used as an external interrupt input, and a STOP mode release signal input. When used as an input port, or a secondary function pin, the output latch should be set to "1". During reset, the output latch is initialized to "1".

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If used as an output port, the interrupt latch is set on the falling edge of the P20 output pulse.

When a read instruction for port P2 is executed, bits 7 to 1 in P2 are read in as undefined data.





2.2.2 Port P3 (P35 to P30)

Port P3 is a 6-bit input / output port, and is also used as serial bus interface input/output, an exrernal interrupt input, a timer / counter input, and Remote-control signal input. When used as an input port or a secondary function pin, the output latch should be set to "1". The output latches are initialized to "1" during reset.

Example 1 : Outputs an immediate data $5A_H$ to port P3. LD (P3), 5AH; P3 \leftarrow 5AH

Example 2 : Inverts the output of the lower 4bits (P33 to P30) in port P3.





Figure 2-4. Port P3

2.2.3 Port P4 (P47 to P40)

Port P4 is an 8-bit input / output port which can be configured as an input or an output in one-bit unit under software control. Input / output mode is specified by the corresponding bit in the port P4 input/output control register (P4CR). Port P4 is configured as an input if its corresponding P4CR bit is cleared to "0", and as an output if its corresponding P4CR bit is set to "1". During reset, P4CR is initialized to "0", which configures port P4 as an input. The P4 output latches are also initialized to "1".



Figure 2-5. Ports P4 and P4CR

2.2.4 Port P5 (P57 to P50)

P5 port is an 8-bit input/output port. And is also used as analog input for A/D converter, a pulse width modulation(PWM) output and serial bus interface input/output. During reset, the P5 output latches are initialized to "1". And AINDS (bit4 in the ADCCR) and SAIN (bit3 to 0 in the ADCCR) are also initialized to "0", which configure port P53 as an analog input.

When used as an input port or a secondary function pin, the output latch should be set to "1".

When used as an analog input, AINDS must be cleared to "0". The bit used as an analog input must be selected by SAIN. Unused pin as analog input can be used as input/output port. But it is recommendable that the contents of output pins in P5 port should not be changed during A/D conversion, because an accuracy of A/D conversion is changed for the worse.

Pin P50 (INT0) can be configured as either an I/O port or an external interrupt input with INT0EN (bit6 in EINTCR). During reset, pin P50 (INT0) is configured as an input port P50.



Figure 2-6. Ports P5

2.2.5 Port P6 (P67 to P60)

Port P6 is an 8-bit input / output port which can be configured as an input or an output in one-bit unit under software control. Input or output mode is selected by the corresponding bit in the input/output control register (P6CR). For example, port P6 is configured as an input if its corresponding P6CR bit is cleared to "0", and as an output if its corresponding bit is set to "1". During reset, P6CR is initialized to "0", which configures port P6 as an input. The P6 output latches are also initialized to "1".

Data is written into the output latch regardless of the P6CR contents. Therefore initial output data should be written into the output latch before setting P6CR. Pins P63 to P60 are available high current output, so LEDs can be driven directly.

Port P6 is also used an on screen display (OSD) output (R,G,B and Y/BL signal), an analog input for A/D converter and test video signal output.

When used as an OSD output pin, the OSD output pins should be set to the output mode and beforehand the port P6 data selection register (P67DS to P64DS) should be set to "1".

When used as an analog input, AINDS (bit4 in the ADCCR) must be cleared to "0". The bit used as an analog input must be selected by SAIN and be specified as input port by P6CR. Unused pin as analog input can be used as input/output port. But it is recommendable that the contents of output pins in P6 port should not be changed during A/D conversion, because an accuracy of A/D conversion is changed for the worse. When used as a test video signal output, the output pins should be set to the output mode and beforehand the output latch should be set to "1".







Figure 2-7-2. Ports P6, P6CR, and P67DS to P64DS

Note: Input mode port is read the state of input pin. When input/output mode is used to mixed, the contents of output latch setting input mode may be changed by executing bit manipulation instructions.

Example : Set the lower 4 bit in port P6 (P63 to 60) to the output port and Set the other to the input port.

LD (P6CR) , 0FH ; P6CR \leftarrow 0000 1111_B

2.2.6 Port P7 (P71 to P70)

Port P7 is a 2-bit input /output port, and is also used as a vertical synchronous signal (\overline{VD}) input and a horizontal synchronous signal (\overline{HD}) input for the on screen display (OSD) circuitry.

The output latches are initialized to "1" during reset. When used as an input port or a secondary function pin, the output latch should be set to "1".

When a read instruction for port P7 is executed, bits 7 to 2 in P7 are read in as undefined data.



Figure 2-8. Ports P7

2.2.7 Port Switching Control

There are two types for pin assignment of pin 37 to pin 41. The pin assignment is selected with PMPX(PMPXCR bit 7). PMPX is initialized to "0" at reset.

Pin No. Mode	37	38	39	40	41
MODE0 (PMPX = 0)	P32 (INT4)	P33 (TC4)	P34 (SCL0)	P35 (SDA0)	P57
MODE1 (PMPX = 1)	P34 (SCL0)	P35 (SDA0)	P57	P32 (INT4)	P33 (TC4)

Port switching mode and pin assignment

PMPXCR (0027 _H)	7 PMPX	6 "0"	5	4	3	3	2	1	 0	
	PMPX	Pin assig	nment sel	ection		0 : MOI 1 : MOI			 	Read / Write
	Note: Bit	6 must be	cleared to	o ″0″						

Figure 2-9. Port switching register

2.3 Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT). The time base timer is controlled by a control register (TBTCR) shown in Figure 2-10.

An INTTBT is generated on the first rising edge of source clock (the divider output of the timing generator) after the time base timer has been enabled. The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period.

The interrupt frequency (TBTCK) must be selected with the time base timer disabled (When the time base timer is changed from enabling to disabling, the interrupt frequency can't be changed.) both frequency selection and enabling can be performed simultaneously.



(TBTCR), 00001010B

LD





Figure 2-10. Time base timer

CR "0" "0" 6 _H)	"0" "0" TBTEN	ТВТСК	(Initial value :	0**0 0***)	
I TBTEN I	ne base timer able/disable	0 : Disable 1 : Enable			
I IDICK I	me base timer interrupt equency select	$\begin{array}{c} 000: fc/2^{23} [Hz] \\ 001: fc/2^{21} \\ 010: fc/2^{16} \\ 011: fc/2^{14} \\ 100: fc/2^{13} \\ 101: fc/2^{12} \\ 110: fc/2^{11} \\ 111: fc/2^{9} \end{array}$	(0.95 Hz (3.81 (122.07 (488.28 (976.56 (1953.12 (3906.25 (15625	at fc = 8 MHz) at fc = 8 MHz)	R/W

Figure 2-11. Time base timer control register

- 2.4 16-bit Timer / Counter 1 (TC1)
- 2.4.1 Configuration



2.4.2 Control

The timer / counter 1 is controlled by a timer/counter 1 control register (TC1CR) and two 16-bit timer registers (TREG1A and TREG1B). Reset does not affect the TREG1A and TREG1B.

TREG1A	15	14	13 12	11	10	9	8	7	6	5	4	3	2	1	0		
(0010, 00	11 _Н)	i	TREG14	م _ا (1001	н)	I			1	1	TREG1A		н)				
TREG1B											Writ	e only					
(0012, 00	13 _Н)		TREG1E	8 _Ң (0013 _է	4)	I			1	I	TREG1B	<mark>/ (0012</mark>	н)				
	7	6	F 4	2	2	4	0				Rea	id only					
TC1CR (0014 _H)		6 SCAP1 MCAP1 METT1	5 4 TC1S	3 TC1	2 CK	1 TC	_	(In	itial va	lue : 0	000 000	0)					
	TC1M	TC1 mode	select		0 10	 00: timer / external trigger timer / event counter mode 01: window mode 10: pulse width measurement mode 11: reserved 											
	TC1CK Source clock select							00: internal clock fc/2 ¹¹ [Hz] 01: internal clock fc/2 ⁷ 10: internal clock fc/2 ³ 11: external clock (TC1 pin input)									
	TC1S TC1 start control						00 : stop & counter clear 01 : command start 10 : reserved 11 : external trigger start										
	SCAP1		are capture o			0 : – 1 : software capture trigger (Note 3)											
	MCAP1	pulse contro	width me ol	ent	0: double edge capture 1: single edge capture												
	METT1	exterr contro	nal trigger tiı ol	ner		0 : trigger srart 1 : trigger start & stop											
	Note 1 :	fc ; Hig	gh-frequency	/ clock [H	lz]												
	Note 2 :		ng to the low gh-byte (TRE	-			-	(TREG1	A _L , TR	EG1B _L), the co	omparis	on is ii	nhibite	d until		
	Note 3 :	Set the	e mode, sour	ce clock,	edge,	PPG co	ntrol aı	nd time	r F/F co	ntrol	when TC	1 stops	(TC1S =	= 00).			
			are capture c			-											
	Note 5 :		s to be loade REG1A>0	d to time	er regis	ters mu	st satis	fy the f	ollowiı	ng con	dition.						
	Note6 :		-	-		d must not be used with any of the read-modify-write instructions sد used with load instructions.											

figure 2-13. Timer registers and TC1 control register

2.4.3 Function

Timer/counter 1 has five operating modes: timer, external trigger timer, event counter, window, pulse width measurement mode.

(1) Timer mode

In this mode, counting up is performed using the internal clock. The contents of the timer register 1A (TREG1A) are compared with the contents of the up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to"0". Counting up resumes after the counter is cleared. The current contents of the up-counter can be transferred to the timer register 1B (TREG1B) by setting SCAP1 (bit 6 in TC1CR) to "1" (software capture function). SCAP1 is automatically cleared to "0" after capturing.



Table 2-1. Timer 1 source clock (Internal clock)

Figure 2-14. Timer mode timing chart

(2) External trigger timer mode

This is the timer mode to start counting up by the external trigger. The trigger is the edge of the TC1 pin input. Either rising or falling edge can be selected with INT2ES. Edge selection is the same as for the external interrupt input INT2 pin. Source clock is used an internal clock selected with the TC1CK. The contents of the TREG1A is compared with the contents of the up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared to "0" and halted. The counter is restarted by the selected edge of the TC1 pin input.

The TC1 pin input has the same noise rejection as the INT2 pin; therefore, pulses of 7/fc [s] or less are eliminated as noise. A pulse width of 24/fc [s] or more is required for edge detection in the NORMAL or IDEL mode.



Figure 2-15. External trigger timer mode timing chart

(3) Event counter mode

In this mode, events are counted at the edge of the TC1 pin input. Either rising or falling edge can be selected with INT2ES in EINTCR. The contents of the TREG1A are compared with the contents of the up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. The maximum applied frequency is fc/2⁴ [Hz] in the NORMAL or IDLE mode.

Setting SCAP1 to "1" transferres the current contents of the up-counter to the TREG1B (software capture function).



Figure 2-16. Event counter mode timing chart (INT2ES = 1)

(4) Window mode

Counting up is performed at the rising edge of the pulse that is the logical AND-ed product of the TC1 pin input (window pulse) and an internal clock. The contents of the TREG1A are compared with the contents of the up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Positive or negative logic for the TC1 pin input can be selected with INT2ES. Setting SCAP1 to "1" transferres the current contents of the up-counter to the TREG1B. It is necessary that the maximum applied frequency (TC1 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.



Figure 2-17. Window mode timing chart

(5) Pulse width measurement mode

Counting is started by the external trigger (set to external trigger start by TC1S). The trigger is selected either rising or falling edge of the TC1 pin input. The source clock is used an internal clock. At the next falling (rising) edge, the counter contents are transferred to the TREG1B and an INTTC1 interrupt is generated. The counter is cleared when single edge capture mode is set. When double edge capture is set, the counter continues and, at the next rising (falling) edge, the counter contents are again transferred to the TREG1B. If a falling (rising) edge capture value is required, it is necessary to read out the TREG1B contents until a rising (falling) edge is detected. Falling or rising edge is selected with INT2ES, and single edge or double edge is selected with MCAP1 (bit 6 in TC1CR).



Figure 2-18. Pulse width measurement mode timing chart

Example : Duty measurement (Resolution fc/2⁷ [Hz])

,		· ·		
	CLR	(INTTC1C). 0	;	INTTC1 service switch initial setting
	LD	(EINTCR), 00000000B	;	Sets the rise edge at the INT2 edge
	LD	(TC1CR), 00000110B	;	Sets the TC1 mode and source clock
	SET	(EIRL). 4	;	Enables INTTC1
	LD	(TC1CR), 00110110B	;	Starts TC1 with an external trigger
	:			
PINTTC1 :	CPL	(INTTC1C). 0	;	Complements INTTC1 service switch
	JRS	F, SINTTC1		
	LD	(HPULSE), (TREG1BL)	;	Reads TREG1B
	LD	(HPULSE + 1), (TREG1BH)		
	RETI			
SINTTC1 :	LD	(WIDTH), (TREG1BL)	;	Reads TREG1B (Period)
	LD	(WIDTH + 1), (TREG1BH)		
	÷			

2.5 16-bit Timer / Counter 2 (TC2)

2.5.1 Configuration



Figure 2-19. Timer/counter 2 (TC2)

2.5.2 Control

The timer / counter 2 is controlled by a timer/counter 2 control register (TC2CR) and a 16-bit timer register 2 (TREG2). Reset does not affect the TREG2.

TRECO	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(0016, 0017 _H)			Ţ	REG2 _H	(0017 _H	}	1			1		TREG2L	(0016 _H))	1	
ТС2СR (0015 _Н)	7	6	5 TC2S	4	<u>з</u> тс2ск	2	1	write only 1 0 TC2M (Initial value : **00 00*0)								
	TC2I	И	Timer/c mode se		2 opera	ating		0 : Timer/Event counter mode 1 : Window mode								
	тс20	к	Timer/c source o		-		000 : Internal clock fc / 2 ²³ [Hz] 001 : % fc / 2 ¹³ 010 : % fc / 2 ⁸ 011 : % fc / 2 ³ 100 : Reserved 101 : Reserved 110 : Reserved 110 : Reserved 111 : External clock (TC2 pin input) 100									write only
	TC2	s	Timer/c start co		2			0 : Stop and counter clear 1 : Start								
	start control 1 : Start Note 1 : fc; High-frequency clock [Hz], *; don't care Note 2 : When writing to the low-byte of the timer register 2 (TREG2 _L), the comparison is inhibite until the high-byte (TREG2 _H) is written. After writing to the high-byte, any match during 1 machine cycle (instruction executio cycle) is ignored. Note 3 : Set the mode and source clock when timer/counter stop (TC2S = 0). Note 4 : Values to be loaded to the timer register must satisfy the following condition. TREG2 > 0 (TREG2 _{15 to 11} > 0 when warm-up). Note 5 : The TC2CR and the TREG2 are write-only registers and must not be used with any of the													ion		

Figure 2-20. Timer register 2 and TC2 control register

2.5.3 Function

The timer/counter 2 has three operating modes: timer, event counter and window modes.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of the timer register 2 (TREG2) are compared with the contents of the up-counter. If a match is found, a timer/counter 2 interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed after the counter is cleared.

Source clock	Resolution (At fc	= 8 MHz)	Maximu	m time	settin	i g (At f	c = 8 M	Hz)
fc / 2 ²³ [Hz]	1.048576	s	19	hour	5	min	18.4	s
fc / 2 ¹³	1.024	ms	1	min	7.1	s		
fc / 2 ⁸	32	μs	2.09712	s				
fc / 2 ³	1	μ S	65.535	ms				

Table 2-2. Source clock (Internal clock) for timer 2

Example : Sets the source clock $fc/2^3$ [Hz] and generates an interrupt every 25ms (at fc = 8 MHz).

LD	(TC2CR), 00001100B	; Sets the source clock
LDW	(TREG2), 61A8H	; Sets TREG2 (25 ms ÷ 2 ³ /fc = 61A8 _H)
SET	(EIRH). EF14	; Enables INTTC2 interrupt
EI		
LD	(TC2CR), 00101100B	; Starts TC2

(2) Event counter mode

In this mode, events are counted at the rising edge of the TC2 pin input. The contents of TREG2 are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the counter is cleared. The maximum frequency applied to the TC2 pin is fc/2⁴ [Hz] in the NORMAL and IDLE mode.

Example : Sets the event counter mode and generates an INTTC2 interrupt 640 counts later.

LD	(TC2CR), 00011100B	; Sets the TC2 mode
LDW	(TREG2), 640	; Sets TREG2
LD	(TC2CR), 00111100B	; Starts TC2

(3) Window mode

In this mode, counting up is performed at rising edge of the pulse that is the logical AND-ed product of the TC2 pin input (window pulse) and an internal clock. The internal clock is selected with the TC2CK. The contents of the TREG2 are compared with the contents of the up-counter. If a match is found, an INTTC2 interrupt is generated, and the up-counter is cleared to "0". It is necessary that the maximum applied frequency (TC2 input) be such that the counter value can be analyzed by the program. That is, the frequency must be considerably slower than the selected internal clock.



Figure 2-21. Window mode timing chart

2.6 8-Bit Timer / Counter 3 (TC3)

2.6.1 Configuration



Figure 2-22. Timer/counter (TC3)

2.6.2 Control

The timer / counter 3 is controlled by a timer / counter 3 control register (TC3CR) and two 8-bit timer registers (TREG3A and TREG3B). Reset does not affect these timer registers.

TREG3A	7 6 5 4 3 2	1 0	
(0018 _H)		Read / Write	
TREG3B (0019 _H)		Read only	
TC3CR (001A _H)	7 6 5 4 3 2 SCAP TC3S TC3CK	1 0 TC3M (Initial value : *0*0 00*0)	
	TC3M Timer/counter 3 operation mode select	0 : Timer / event counter mode 1 : Capture mode	
	TC3CK Timer/counter 3 source clock select	00 : Internal clock $fc / 2^{12}$ [Hz]01 : Internal clock $fc / 2^{10}$ 10 : Internal clock $fc / 2^7$ 11 : External clock (TC3 pin input)only	
	TC3S Timer/counter 3 start control	0 : Stop and counter clear 1 : Start	
	SCAP Software capture control	0 : – 1 : Software capture	
EINTCR (0037 _H)	7 6 5 4 3 2 "0" (INTOEN) (TC4ES) (INT4ES) TC3ES (INT2ES)	1 0 "0" "0" (Initial value : *000 000*)	
	TC3ES TC3 edge select	0 : Rising edge R/V 1 : Falling edge	w
	Note 3 : Values to be loaded to time TREG3A > 0 (in the tim	lock and the edge selection (TC3ES) when the TC3 stops (TC3S = 0). er register 3A must satisfy the following condition. ner/event counter mode) te-only-register and must not be used with any of read-modify-write	

Figure 2-23. Timer register 3 and TC3 control registers

2.6.3 Function

The timer / counter 3 has three operating modes : timer, event counter, and capture mode.

(1) Timer mode

In this mode, the internal clock shown in Table 2-3 is used for counting up. The contents of TREG3A are compared with the contents of the up-counter. If a match is found, a timer / counter 3 interrupt (INTTC3) is generated, and the up-counter is cleared. Counting up resumes after the up-counter is cleared. The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Source clock	Resolution (AT fc = 8 MHz)	Maximum setting time (AT fc = 8 MHz)
fc / 2 ¹²	512 μs	130.56 ms
fc / 2 ¹⁰	128 µs	32.64 ms
fc / 2 ⁷	16 μs	4.08 ms

Table 2-3. Source clock (internal clock) for timer / counter 3

(2) Event counter mode

In this mode, the TC3 pin input pulse are used for counting up. Either the rising or falling edge can be selected with TC3ES (bit 3 in EINTCR). The contents of TREG3A are compared with the contents of the up-counter. If a match is found, an INTTC3 interrupt is generated and the counter is cleared. The maximum applied frequency is fc/24 [Hz]. Two or more machine cycles are required for both the high and low levels of the pulse width.

The current contents of up-counter are loaded into TREG3B by setting SCAP (bit 6 in TC3CR) to "1". SCAP is automatically cleared after capturing.

Example : Generetes an interrupt every 0.5 s, inputting 50Hz pulses to the TC3 pin.

LD	(TC3CR), 00001100B	; Sets TC3 mode and source clock
LD	(TREG3A), 19H	; 0.5 [s] ÷ 1 / 50 = 25 = 19 _H
SET	(EIRH).EF8	; Enables INTTC3 itnerrupt
EI		
LD	(TC3CR), 00011100B	; Starts TC3

(3) Capture mode

The pulse width, period and duty of the TC3 pin input are measured in this mode, which can be used in decoding the remote control signal, etc. The counter is running free by the internal clock. On the rising (falling) edge of the TC3 pin input, the current contents of counter is loaded into TREG3A, then the up-counter is cleared to "0" and an INTTC3 interrupt is generated. On the falling (rising) edge of the TC3 pin input, the current contents of the counter is loaded into TREG3B. In this case, counting continued. On the next rising (falling) edge of the TC3 pin input, the current contents of the TC3 pin input, the current contents of counter are loaded into TREG3A, then the counter is cleared again and an interrupt is generated. If the counter overflows before the edge is detected, FF_{H} is set to the TREG3A and an overflow interrupt (INTTC3) is generated. During interrupt processing, it can determine whether or not there is an overflow by checking whether or not the TREG3A value is FF_{H} . Also, after an interrupt (capture to TREG3A, or overflow detection) is generated, capture and overflow detection are halted until TREG3A has been read out; however, the counter continues. After TREG3A has been read out, capture and overflow detection start again. Therefore, TREG3B must be read out earlier than TREG3A.



Figure 2-24. Timing chart for capture mode (TC3ES = 0)

2.7 8-bit Timer / Counter (TC4)

2.7.1 Configuration



Figure 2-25. Timer / counter 4

2.7.2 Control

The timer / counter 4 is controlled by a timer / counter 4 control register (TC4CR) and an 8-bit timer register 4 (TREG4). Reset does not affect the TREG4.

TREG4	7	6	5	4	3	2	1	0					
001B _H)							<u> </u>		Write only				
FC4CR (001C _H)	7 "1"	6 "1"	5 "0"	4 TC4S	3 TC4	2 CK	1 тс	0 24M	(Initial value	: 00*0	0000)		
	TC4	м	TC4 ope	rating r	node s	elect	01	: Timer : Reserv : Reserv		de			
	TC40	сĸ	TC4 sou	rce cloci	< selec	t	01	: Intern : Intern	al clock fc/2 ¹¹ [Hz al clock fc/2 ⁷ al clock fc/2 ³ al clock (TC4 pin inj	-			write only
	TC4	s	TC4 star	t contro)			:Stop a :Start	nd counter clear				
	7	6 (INTOEN	5) TC4ES	4 (INT4ES)	3 (TC3ES)	2 (INT2ES)	1	0	(Initial value	: *000	000*)		
		(INTOEN		(INT4ES)		1	1] "0" 0	0 "0" : Rising	edge	: *000	000*)		R/W
	"0" ТС4Е Л	(INTOEN	TC4ES TC4 edg : fc; F	(INT4ES) e select High-fre	(TC3ES)	(INT2ES) y clock	1 "0" 0 1 [Hz],	0 : Rising : Falling *; don't	edge Jedge		, 	(75455)	
	"0" ТС4Е Л		TC4ES TC4 edg : fc; F : Set	(INT4ES) e select High-fre	(TC3ES) quenc rating	(INT2ES) y clock mode,	1 "0" 0 1 [Hz],	0 : Rising : Falling *; don't	edge Jedge		, 	(TC4ES) wi	
	"0" ТС4Е Л	(INTOEN	TC4ES TC4 edg : fc; F : Set the	(INT4ES) e select ligh-fre the ope TC4 stop	(TC3ES) quenc rating os (TC4	(INT2ES) y clock mode, S = 0).	1 "0" 0 1 [Hz], , the se	0 : Rising : Falling *; don't	edge Jedge care lock selection and th		, 	(TC4ES) wi	
EINTCR (0037 _H)	۳0″ ۲C4E ۸	(INTOEN	TC4ES TC4 edg : fc; F : Set the : Alw : Valu	(INT4ES) e select High-fre the ope TC4 stop ays writ	(TC3ES) quenc rating ps (TC4 re "1" re loade	(INT2ES) y clock mode, IS = 0). to bit 7	1 "0" 0 1 [Hz], , the so	0 : Rising : Falling *; don't o purce clo	edge Jedge care lock selection and th	ne edge	selection		R/W
	۳0″ ۲C4E ۸ ۸	(INTOEN ES Jote 1 Jote 2 Jote 3	TC4ES TC4 edg : fc; F : Set the : Alw : Valu : TC4	(INT4ES) e select High-fre the ope TC4 stop ays writ ues to be TREG4> CR and	(TC3ES) quenc rating os (TC4 e "1" e loade >0 the TR	y clock mode, S = 0). to bit 7 ed to th	1 "0" [Hz], , the so and bi the time e write	0 : Rising : Falling *; don't t ource clo t 6 in TC4 r register	edge a edge care ock selection and th ICR. r must satisfy the for gisters and must no	ne edge llowing o	selection		nen

2.7.3 Function

The timer / counter 4 has two operating modes : timer and event counter mode.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TREG4 are compared with the contents of the up-counter. If a match is found, a timer/counter 4 interrupt (INTTC4) is generated and the counter is cleared. Counting up resumes after the counter is cleared.

Source clock	Resolution (At fc = 8 MHz)	Maximum setting time (At fc = 8 MHz)
fc / 2 ¹¹ [Hz]	256 <i>μ</i> s	65.28 ms
fc / 2 ⁷	16 μs	4.08 ms
fc / 2 ³	1 μ s	255 μs

Table 2-4. Source clock (internal clock) for timer/counter 4

(2) Event counter mode

In this mode, the TC4 pin input (external clock) pulse is used for counting up. The contents of TREG4 are compared with the contents of the up-counter. If a match is found, an INTTC4 interrupt is generated and the counter is cleared. Counting up resumes after the counter is cleared. The maximum applied frequency is $fc/2^4$ [Hz]. Two or more machine cycles are required for both the high and low levels of the pulse width.

2.8 Serial Bus Interface (SBI-ver.A)

The 87CH38/K38 has a 1-channel serial bus interface which employs a clocked-synchronous 8-bit serial bus interface and an I²C bus.

The serial bus interface is connected to an external device through P35 (SDA0) / P52 (SDA1) and P34 (SCL0) / P51 (SCL1) in the I²C bus mode; and through P53 (SCK1), P52 (SO1), and P51 (SI1) in the clocked-synchronous 8-bit SIO mode.

The serial bus interface pins are also used as the P3 / P5 port. When used as serial bus interface pins, set the P3 / P5 output latches of these pins to "1". When not used as serial bus interface pins, the P3 / P5 port is used as a normal I/O port.

I²C bus has no an arbitration function which is necessary when two or more master devices scramble for the bus control. In master mode, other devices which are connected on the same bus need be slave devices. (single master)

Note: When a multi master I²C bus system operates in I²C bus mode of this serial bus interface circuit, there is a possibility that the following problems raise. I²C bus mode of this serial bus interface circuit should be used by a single master I²C bus system.

- 1. The SCL line is fixed to low level and transferring stops by the serial bus interface circuit. The other devices can not run on the SCL line. Thus the bus locks.
- 2. The SCL pin is pulled down to low level regardless of the state of the SCL line by the serial bus interface circuit. A period of high-level SCL clock pulse which other devices output is shortened. The minimum value of which the SCL clock holds high level is not satisfied, which is specified with the I2C bus standard.



2.8.1 Configuration

Figure 2-27. Serial bus interface (SBI-ver.A)

2.8.2 Serial bus interface (SBI-ver.A) control

The following reginsters are used for control and operation status monitoring when using the serial bus interface (SBI-ver.A).

- Serial bus interface control register 1 (SBICR1)
- Serial bus interface control register 2 (SBICR2)
- Serial bus interface data buffer register (SBIDBR)
- I²C bus address register (I2CAR)
- Serial bus interface status register (SBISR)

The above registers differ depending on a mode to be used.

Refer to Section "2.8.4 I²C bus Mode Control" and "2.8.6 Clocked-synchronous 8-bit SIO Mode Control".

2.8.3 The data formats in the I²C bus mode

The data formats when using the serial bus interface circuit in the I²C bus mode are shown below.





2.8.4 I²C bus mode control

The following registers are used for control and operation status monitoring when using the serial bus interface (SBI-ver.A) in the I²C bus mode.

020 _H)	7	6 5 4 3 2 BC ACK CHS S	10 CK			200,0000		
			ск		ial value: 00	-		
			вс	ACk Number of	ζ = 0	ACK	= 1	-
				Clock	Bits	Number of Clock	Bits	
			000	8	8	9	8	
	вс	Number of transferred bits	001	1 2	1	23	1 2	Write
		Number of transferred bits	011	3	3	4	3	only
			100	4	4	5	4	
			101	5	5	6	5	
			110	6	6	7 8	6 7	
				,		or acknowledgm	-	
	АСК	Acknowledge mode specification	(ma ack 1: Ger	ister mode) / De nowledgment. nerates clock pi	oes not count (slave mode) ulse for ackno	clock pulse for	aster mode)	Read. Write
	снѕ	Input / Output channel selection		innel0 (SCL0, Sl innel1 (SCL1, Sl	•			Read
			-	181.8 kHz				
				105.3 kHz				
			010 :	57.1 kHz				
	scк	Serial clock selection		1	at fc = 8 MH:	z (Output on SCL	. pin)	Write
				15.3 kHz				only
				7.72 kHz 3.88 kHz				
				reserved				
orial B		Set the BC to "000" before switch	ing to a c s, which c	lock-synchrond annot access a			tructions suc	h as
enai bi			1 0					
	, 	<u> </u>) (Initia	al value: **	** ****) Rea	d / Write	
IDBR						,		
IDBR		When we within a two monorithe dialates at						
IDBR	Note 1 : Note 2 :	When writing transmitted data, sta Cannot read the data which was w independent in SBIDBR. Therefore operate etc	ritten int	o SBIDBR, since				
IDBR	Note 2 :	Cannot read the data which was w	ritten int , cannot	o SBIDBR, since access it any of	^r in read-modi	fy-write instruct		
10BR 021 _H)	Note 2 : Note3 : Note4 : Address	Cannot read the data which was w independent in SBIDBR. Therefore operate, etc. A value written to SBIDBR is cleare * ; don't care Register	ritten int , cannot , d to ″0″ l	o SBIDBR, since access it any of	^r in read-modi	fy-write instruct		
PIDBR 021 _H) PC bus /	Note 2 : Note3 : Note4 : Address	Cannot read the data which was w independent in SBIDBR. Therefore operate, etc. A value written to SBIDBR is cleared * ; don't care Register 6 5 4 3 2	ritten int , cannot	o SBIDBR, since access it any of	^r in read-modi	fy-write instruct		
IDBR 021 _H) C bus /	Note 2 : Note3 : Note4 : Address	Cannot read the data which was w independent in SBIDBR. Therefore operate, etc. A value written to SBIDBR is cleared * ; don't care Register 6 5 4 3 2 Slave address	ritten int cannot d to "0" k <u>1 0</u> ALS	o SBIDBR, since access it any of by INTSBI interi	^r in read-modi	fy-write instruct ignal.		
10BR 021 _H)	Note 2 : Note3 : Note4 : Address 7	Cannot read the data which was w independent in SBIDBR. Therefore operate, etc. A value written to SBIDBR is cleared * ; don't care Register 6 5 4 3 2 Slave address	ritten int cannot d to "0" L <u>1 0</u> A0 ALS	o SBIDBR, since access it any of by INTSBI interi	^s in read-modi	fy-write instruct ignal.		

Figure 2-29. Serial bus interface control register 1 / serial bus interface data buffer register/ I²C bus address register in the I²C bus mode

BICR2		<u>6 5 4 3 2 1 0</u>		
)023 _H)	MST T	TRX BB PIN SBIM "0" "0" (Initial valu	ue: 0001 00**)	
	MST	Master / slave selection 0 : Slave 1 : Master		
	TRX	Transmitter / receiver selection 0 : Receiver 1 : Transmitter		
	BB	PIN are "1".	o condition when the MST, TRX, and t condition when the MST, TRX,	Write
	PIN	Cancel interrupt service request 0 : – 1 : Cancel interrupt s	ervice request	only
	SBIM		bus interface output disable)	
	Note Note	as bit operate, etc. 5 : Clear bits 1 and 0 in SBICR2 to "0".		s such
BISR	Note us Interfa 7	 4: SBICR2 has write-only register bits, which can not access ar as bit operate, etc. 5: Clear bits 1 and 0 in SBICR2 to "0". ace Status Register 6 5 4 3 2 1 0 		s such
BISR	Note us Interfa 7	 4: SBICR2 has write-only register bits, which can not access ar as bit operate, etc. 5: Clear bits 1 and 0 in SBICR2 to "0". ace Status Register 6 5 4 3 2 1 0 	ny of in read-modify-write instructions	s such
BISR	Note us Interfa 7 MST T	4 : SBICR2 has write-only register bits, which can not access ar as bit operate, etc. 5 : Clear bits 1 and 0 in SBICR2 to "0". ace Status Register 6 5 4 3 2 1 0 TRX BB PIN AL AAS AD0 LRB (Initial value) Master / Slave selection status monitor 0 : Slave	ny of in read-modify-write instructions	s such
BISR	Note us Interfa 7 MST T MST	4 : SBICR2 has write-only register bits, which can not access ar as bit operate, etc. 5 : Clear bits 1 and 0 in SBICR2 to "0". ace Status Register 6 5 4 3 2 1 0 TRX BB PIN AL AAS AD0 LRB (Initial value) Master / Slave selection status monitor 0 : Slave 1 : Master Transmitter / Receiver selection status 0 : Receiver 1 : Transmitter	ny of in read-modify-write instructions	s such
BISR	Note us Interfa 7 MST T MST TRX	4 : SBICR2 has write-only register bits, which can not access an as bit operate, etc. 5 : Clear bits 1 and 0 in SBICR2 to "0". ace Status Register 6 5 4 3 2 1 0 TRX BB PIN AL AAS AD0 LRB (Initial value) Master / Slave selection status monitor 0 : Slave 1 : Master Transmitter / Receiver selection status monitor 0 : Receiver 1 : Transmitter Bus status monitor 0 : Bus free 0 : Bus free	ue: 0001 0000)	Read
erial Bu BISR 2023 _H)	Note us Interfa 7 MST T MST TRX BB	4 : SBICR2 has write-only register bits, which can not access ar as bit operate, etc. 5 : Clear bits 1 and 0 in SBICR2 to "0". ace Status Register 6 5 4 3 2 1 0 TRX BB PIN AL AAS AD0 LRB (Initial value) Master / Slave selection status monitor 0 : Slave 1 : Master Transmitter / Receiver selection status monitor 0 : Receiver 1 : Transmitter Bus status monitor 0 : Bus free 1 : Bus busy 1 : Bus busy Interrupt service request status 0 : Requesting interrupt	ny of in read-modify-write instructions ue: 0001 0000) Tupt service pt service request	Reac
BISR	Note us Interfa 7 MST T MST TRX BB PIN	4: SBICR2 has write-only register bits, which can not access an as bit operate, etc. 5: Clear bits 1 and 0 in SBICR2 to "0". ace Status Register 6 5 4 3 2 1 0 TRX BB PIN AL AAS AD0 LRB (Initial value Master / Slave selection status monitor 0: Slave 1: Master 1: Master Transmitter / Receiver selection status monitor 0: Receiver 1: Transmitter / Receiver selection status monitor 0: Receiver Bus status monitor 0: Bus free 1: Bus busy Interrupt service request status monitor 0: Requesting interru Noise detection monitor 0: Does not detect r 1: Detects noise Slave address match detection monitor 0: Does not detect s CALL"	ny of in read-modify-write instructions ue: 0001 0000) Tupt service pt service request	Reac
BISR	Note US Interfa 7 MST T MST TRX BB PIN AL	4: SBICR2 has write-only register bits, which can not access an as bit operate, etc. 5: Clear bits 1 and 0 in SBICR2 to "0". ace Status Register 6 5 4 3 2 1 0 TRX BB PIN AL AAS AD0 LRB (Initial value Master / Slave selection status monitor 0: Slave 1: Master 1: Master Transmitter / Receiver selection status monitor 0: Receiver 1: Transmitter / Receiver selection status monitor 0: Receiver Bus status monitor 0: Bus free 1: Bus busy Interrupt service request status monitor 0: Requesting interru Noise detection monitor 0: Does not detect r 1: Detects noise Slave address match detection monitor 0: Does not detect s CALL"	ny of in read-modify-write instructions ue: 0001 0000) Tupt service pt service request noise lave address match or "GENERAL ress match or "GENERAL CALL"	

Figure 2-30. Serial bus interface control register 2 / serial bus interface status register in the l²Cbus mode
(1) Acknowledgment mode specification

Set the ACK (bit 4 in SBICR1) to "1" for operation in acknowledgment mode. When the serial bus interface circuit is the master mode, an additional clock pulse is generated for an acknowledge signal. In the transmitter mode during this additional clock pulse cycle, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode during this additional clock pulse cycle, the SDA pin is set to low level generating the acknowledge signal.

Clear the ACK to "0" for operation in the non-acknowledgment mode. When the serial bus interface circuit is the master mode, a clock pulse for the acknowledge signal is not generated.

In the acknowledgment mode, when the serial bus interface circuit is the slave mode, clocks are counted for the acknowledge signal. During the clock for the acknowledge signal, when a received slave address matches to a slave address set to the I2CAR or a "GENERAL CALL" is received, the SDA pin is set to low level generating an acknowledge signal.

After a received slave address matches to a slave address set to the I2CAR and a "GENERAL CALL" is received, in the transmitter mode during the clock for the acknowledge signal, the SDA pin is released in order to receive the acknowledge signal from the receiver. In the receiver mode, the SDA pin is set to low level generating an acknowledge signal.

In the non-acknowledgment mode, when the serial bus interface circuit is the slave mode, clocks for the acknowledge signal are not counted.

(2) Number of transfer bits

The BC (bits 7 to 5 in the SBICR1) is used to select a number of bits for next transmitting and receiving data.

Since the BC is cleared to "000" by a start condition, a slave address and direction bit transmissions are executed in 8 bits. Other than these, the BC retains a specified value.

(3) Serial clock

a. Clock source

The SCK (bits 2 to 0 in the SBICR1) is used to select a maximum transfer frequency outputed on the SCL pin in the master mode.

Four or more machine cycles are required for both the high and low levels of the pulse width of a clock which is input externally in both the master and slave mode.



Figure 2-31. Clock source

b. Clock synchronization

The I²C bus has a clock synchronization function to meet the transfer speed to a slow processing device when a transfer is performed between devices which have different process speed.

The clock synchronization functions when the SCL pin is high level and the SCL line of the bus is low level in the serial bus interface circuit. The serial bus interface circuit waits counting a clock pulse in high level until the SCL line of the bus is high level. When the SCL line of the bus is high level, the serial bus interface circuit starts counting during high level. The clock synchronization function holds clocks which are output from the serial interface circuit to be high level.

The slave device can stop the clock output of the master device on one word or one bit basis. Additionally, the transfer speed by the master device matches to the process speed of the slave device.



Figure 2-32. Clock synchronization

(4) Slave address and address recognition mode specification

To operate the serial bus interface circuit in the addressing format which recognizes the slave address, clear the ALS (bit 0 in I2CAR) to "0" and set the slave address to the SA (bits 7 to 1 in I2CAR). To operate the serial bus interface circuit in the free data format which does not recognize the slave address, set the ALS to "1". When the serial bus interface circuit is used in the free data format, the slave address and the direction bit are not recognized. They are handled as data just after generation of start conditions.

(5) Master/slave selection

Set the MST (bit 7 in the SBICR2) to "1" for operating the serial bus interface as a master device. Clear the MST to "0" for operation as a slave device. The MST is cleared to "0" by the hardware after a stop condition on a bus is detected or the noise is detected.

(6) Transmitter / receiver selection

Set the TRX (bit 6 in the SBICR2) to "1" for operating the serial bus interface circuit as a transmitter. Clear the TRX to "0" for operation as a receiver. When data with an addressing format is transferred in the slave mode, the TRX is set to "1" by the hardware if the direction bit (R/W) sent from the master device is "1", and is cleared to "0" by the hardware if the bit is "0". In the master mode, after an acknowledge signal is returned from the slave device, the TRX is cleared to "0" by the hardware if a transmitted direction bit is "1", and is set to "1" by the hardware if it is "0". When an acknowledge signal is not returned, the current condition is maintained.

The TRX is cleared to "0" by the hardware after a stop condition on the bus is detected or the noise is detected.

Mode	Direction bit	Change condition	TRX after changing
Slave mode	0	A received slave address is the	0
Slave mode	1	same as a value set to I2CAR.	1
Master mode	0	ACK signal is returned	1
waster mode	1	ACK signal is returned.	0

The following shows TRX change conditions in each mode and TRX after changing.

When the serial bus interface circuit operates in the free data format, the slave address and the direction bit are not recognized. They are handled as data just after generating a start condition. The TRX was not changed by the hardware.

(7) Start/stop condition generation

When the BB (bit 5 in the SBICR2) is "0", the slave address and the direction bit which are set to the SBIDBR are output on a bus after generating a start condition by writing "1" to the MST, TRX, BB, and PIN. It is necessary to set transmitted data to the data buffer register (SBIDBR) and set "1" to ACK beforehand.



Figure 2-33. Start condition generation and slave address generation

When the BB is "1", a sequence of generating a stop condition is started by writing "1" to the MST, TRX, and PIN, and "0" to the BB. Do not modify the contents of MST, TRX, BB and PIN until a stop condition is generated on a bus.

When a stop condition is generated and the SCL line on the bus is set to low level by another device, a stop condition is generated after releasing the SCL line.



Figure 2-34. Stop condition generation

The bus condition can be indicated by reading the contents of the BB (bit 5 in the SBISR). The BB is set to "1" when a start condition on a bus is detected, and is cleared to "0" when a stop condition is detected on a bus.

(8) Interrupt service request and cancel

When the serial bus interface circuit is the master mode and transferring a number of clocks set by the BC and the ACK is complete, a serial bus interface interrupt request (INTSBI) is generated.

In the slave mode, the INTSBI is generated when the received slave address is the same as the value set to the I2CAR and an acknowledge signal is output, when a "GENERAL CALL" is received and an acknowledge signal is output, or when transferring / receiving data is complete after the received slave address is the same as the value set to the I2CAR and a "GENERAL CALL" is received.

When the serial bus interface interrupt request occurs, the PIN (bit 4 in the SBISR) is cleared to "0". During the time that the PIN is "0", the SCL pin is set to low level.

Either writing or reading data to or from the SBIDBR sets the PIN to "1".

The time from the PIN being set to "1" until the SCL pin is released takes t_{LOW} .

Although the PIN (bit 4 in the SBICR2) can be set to "1" by the program, the PIN is not cleared to "0" when it is written "0".

(9) Serial bus interface operating mode selection

The SBIM (bits 3 and 2 in the SBICR2) is used to specify the serial bus interface operation mode. Set the SBIM to "10" when used in the I²C bus mode after confirming that the serial bus interface pin is high level. Switch a mode to port after confirming that the bus is free.

(10) Noise detection monitor

The I²C bus is easy to be affected by noise, because the bus is driven by the open drain and the pullup resistor.

With the serial bus interface circuit, the SDA pin output and the SDA line level are compared at a rise of the SCL line on the bus, and whether data are output correctly on the bus is detected only in the master transmitter mode.

When the SDA pin output differs from the SDA line level, the AL (bit 3 in the SBISR) is set to "1". When the AL is set to "1", the SDA pin is released and the MST and the TRX are cleared to "0" by the hardware. The serial bus interface circuit changes to the slave receiver mode, and the serial bus interface circuit continues outputting clocks until transferring data when the AL was set to "1" is completed.

Either writing or reading data to or from the SBIDBR, or writing data to the SBICR2 clears to the AL to "0".



Figure 2-35. Noise detection monitor

(11) Slave address match detection monitor

The AAS (bit 2 in the SBISR) is set to "1" in the slave mode, in the address recognition mode (ALS = 0), when receiving "GENERAL CALL" or a slave address with the same value that is set to the I2CAR. When the ALS is "1", the AAS is set to "1" after receiving the first 1-word of data. The AAS is cleared to "0" by writing / reading data to / from a data buffer register.

(12) GENERAL CALL detection monitor

The AD0 (bit 1 in the SBISR) is set to "1" in the slave mode, when all 8-bit received data is "0", after a start condition (GENERAL CALL). The AD0 is cleared to "0" when a start or stop condition is detected on a bus.

(13) Last received bit monitor

The SDA value stored at the rising edge of the SCL is set to the LRB (bit 0 in the SBISR). In the acknowledge mode, immediately after an INTSBI interrupt request is generated, an acknowledge signal is read by reading the contents of the LSB.



Figure 2-36. Last received bit monitor

2.8.5 Data transfer in I²C bus mode

(1) **Device Initialization**

Set the ACK in the SBICR1 to "1", and the BC to 000. Specify the data length to 8 bits to count clocks for acknowledge. Set a transfer frequency to the SCK and a serial bus interface pin to the CHS. Subsequently, set a slave address to the SA in the I2CAR and clear the ALS to "0" to set an addressing format.

After confirming that the serial bus interface pin is high-level, for specifying the default setting to a slave receiver mode, clear "0" to the MST, TRX, and BB in the SBICR2, set "1" to the PIN, "10" to the SBIM, and "0" to bits 1 and 0,

Note: The initialization of the serial bus interface circuit must be complete within the time from all devices which are connected to the bus have initialized to any device does not generate a start condition. If not, there is a possibility that another device starts transferring before an end of the initialization of the serial bus interface circuit. Data can not be received correctly.

(2) Start condition and slave address generation

Confirm a bus free status (when BB = 0).

Set the ACK to "1" and specify a slave address and a direction bit to be transmitted to the SBIDBR. When the BB is "0", the start condition are generated and the slave address and the direction bit which are set to the SBIDBR are output on a bus by writing "1" to the MST, TRX, BB and PIN. An INTSBI interrupt request occurs at the 9th falling edge of the SCL clock cycle, and the PIN is cleared to "0". The SCL pin is pulled down to the low-level while the PIN is "0". When an interrupt request occurs, the TRX changes by the hardware according to the direction bit only when an acknowledge signal is returned from the slave device.

Note 1: Do not write a slave address to be output to the SBIDBR while data are transferred. If data is written to the SBIDBR, data to been outputting may be destroyed.

Note 2: Do not start transferring due to another master from writing a slave address to be output to the SBIDBR to writing a start condition generation command to the SBICR2. The serial bus interface circuit malfunctions because it has not an arbitration function.



Figure 2-37. Start condition generation and slave address transfer

(3) 1-word data transfer

Check the MST by the INTSBI interrupt process after an 1-word data transfer is completed, and determine whether the mode is a master or slave.

a. When the MST is "1" (Master mode)

Check the TRX and determine whether the mode is a transmitter or receiver.

① When the TRX is "1" (Master mode)

Test the LRB. When the LRB is "1", a receiver does not request data. Implement the process to generate a stop condition (described later) and terminate data transfer.

When the LRB is "0", the receiver requests new data. When the next transmitted data is other than 8 bits, set the BC, set the ACK to "1", and write the transmitted data to the SBIDBR. After writing the data, the PIN becomes "1", a serial clock pulse is generated for transferring a new 1-word of data from the SCL pin, and then the 1-word data is transmitted. After the data is transmitted, and an INTSBI interrupt request occurs. The PIN becomes "0" and the SCL pin is set to low level. If the data to be transferred is more than one word in length, repeat the procedure from the LRB test above.



Figure 2-38. Example when BC = "000", ACK = "1" in transmitter mode

② When the TRX is "0" (Receiver mode)

When the next transmitted data is other than 8 bits, set the BC again. Set the ACK to "1" and read the received data from the SBIDBR (data which is read immediately after a slave address is sent is undefined). After the data is read, the PIN becomes "1". The serial bus interface circuit outputs a serial clock pulse to the SCL to transfer new 1-word of data and sets the SDA pin to "0" at the acknowledge signal timing.

An INTSBI interrupt request occurs and the PIN becomes "0". Then the serial bus interface circuit pulls down the SCL pin to the low level. The serial bus interface circuit outputs a clock pulse for 1-word of data transfer and the acknowledge signal each time that received data is read from the SBIDBR.



Figure 2-39. Example when BC = "000", ACK = "1" in receiver mode

In order to terminate transmitting data to a transmitter, clear the ACK to "0" before reading data which is 1 word before the last data to be received. The last data does not generate a clock pulse for the acknowledge signal. After the data is transmitted and an interrupt request has occurred, set the BC to "001" and read the data. The serial bus interface circuit generates a clock pulse for a 1-bit data transfer. Since the master device is a receiver, the SDA line on a bus keeps the high level. The transmitter receives the high-level signal as an ACK signal. The receiver indicates to the transmitter that data transfer is complete.

After 1-bit data is received and an interrupt request has occurred, the serial bus interface circuit generates a stop condition (Refer to 2.8.5. (4)) and terminates data transfer.



Figure 2-40. Termination of data transfer in master receiver mode

b. When the MST is "0" (Slave mode)

In the slave mode, the serial bus interface circuit operates either in normal slave mode or in recovery process after a noise detection.

In the slave mode, an INTSBI interrupt request occurs when the serial bus interface circuit receives a slave address or a "GENERAL CALL" from the master device, or when a "GENERAL CALL" is received and data transfer is complete after matching a received slave address. In the master mode, the serial bus interface circuit operates in a slave mode if a noise is detected. An INTSBI interrupt request occurs when word data transfer terminates after a noise detection. When an INTSBI interrupt request occurs, the PIN (bit 4 in the SBICR2) is reset, and the SCL pin is set to low level. Either reading or writing from or to the SBIDBR or setting the PIN to "1" releases the SCL pin after taking t_{LOW} time. The serial bus interface circuit tests the AL (bit 3 in the SBISR), the TRX (bit 6 in the SBISR), the AAS (bit 2 in the SBISR), and the ADO (bit 1 in the SBISR) and implements processes according to conditions listed in the next table.

Table 2-5. Operation in the slave mode

TRX	AL	AAS	AD0	Conditions	Process
1	0	1	0	In the slave receiver mode, the serial bus interface circuit receives a slave address of which the value of the direction bit sent from the master is "1".	Set the number of bits in 1-word to the BC and write transmitted data to the SBIDBR.
		0	0	In the slave transmitter mode, 1-word data is transmitted.	Check the LRB. If the LRB is set to "1", set the PIN to "1" since the receiver does not request next data. Then, clear the TRX to "0" release the bus. If the LRB is cleared to "0", set the number of bits in a word to the BC and write transmitted data to the SBIDBR since the receiver requests next data.
0	1	0	0	The serial bus interface circuit detects the noise when transmitting a slave address or data and terminates transferring word data.	There is a possibility that a serial bus interface circuit does not receive data normally. The recovery process such as a data re-transfer, etc. is needed.
	0	1	1/0	In the slave receiver mode, the serial bus interface circuit receives a slave address or GENERAL CALL of which the value of the direction bit sent from the master is "0".	Read the SBIDBR for setting the PIN to "1" (reading dummy data) or set the PIN to "1".
		0	1/0	In the slave receiver mode, the serial bus interface circuit terminates receiving of 1-word data.	Set the number of bits in a word to the BC and read received data from the SBIDBR.

(4) Stop condition generation

When the BB is "1", a sequence of generating a stop condition is started by setting "1" to the MST, TRX and PIN, and "0" to the BB. Do not modify the contents of the MST, TRX, BB, PIN until a stop condition is generated on a bus. When a SCL line of bus is pulled down by other devices, the serial bus interface circuit generates a stop condition after they release a SCL line.



Figure 2-41. Stop condition generation

(5) Restart

Restart is used to change the direction of data transfer between a master device and a slave device during transferring data. The following explains how to restart the serial bus interface circuit. Clear "0" to the MST, TRX, and BB and set "1" to the PIN. The SDA pin retains the high level and the SCL pin is released. Since a stop condition is not generated on the bus, the bus is assumed to be in a busy state from other devices. Test the BB until it becomes "0" to check that the SCL pin of the serial bus interface circuit is released. Test the LRB until it becomes "1" to check that the SCL line of the bus is not set to low level by other devices. After confirming that the bus stays in a free state, generate a start condition with procedure (2).

In order to meet setup time when restarting, take at least 4.7 μ s of waiting time by software from the time of restarting to confirm that the bus is free until the time to generate the start condition.





2.8.6 Clocked-synchronous 8-bit SIO mode control

The following registers are used for control and operation status monitoring when using the serial bus interface (SBI-ver.A) in the clocked-synchronous 8-bit SIO mode.

Serial Bu	s Interfa	ce Control Register 1		
SBICR1 (0020 _H)		6 5 4 3 2 1 SIQM "1" SCK	0 (Initial value 0000 0000)	
	SIOS	Indicate transfer start/stop	0 : Stop 1 : Start	
	SIOINH	Continue/abort transfer	0 : Continue transfer 1 : Abort transfer (automatically cleared after abort)	
	SIOM	Transfer mode select	00 : 8-bit transmit mode 01 : reserved 10 : 8-bit transmit/receive mode 11 : 8-bit receive mode	Write only
	SCK	Serial clock select	$ \begin{array}{c} 000 : \mbox{fc/2}^5 & (\ 250 \ \mbox{Hz}) \\ 001 : \mbox{fc/2}^6 & (\ 125 \ \mbox{Hz}) \\ 010 : \mbox{fc/2}^7 & (\mbox{62.5 \ \mbox{Hz}}) \\ 011 : \mbox{fc/2}^8 & (\mbox{31.25 \ \mbox{Hz}}) \\ 100 : \mbox{fc/2}^9 & (\mbox{15.62 \ \mbox{Hz}}) \\ 101 : \mbox{fc/2}^{10} & (\mbox{7.81 \ \mbox{Hz}}) \\ 110 : \mbox{fc/2}^{11} & (\mbox{3.90 \ \mbox{Hz}}) \\ 111 : \mbox{External clock (input from SCK pin)} \end{array} \right) $	Uniy
Serial B	Note 1 : Note 2 : Note 3 : Note 4 : us Inter		H to "1" when setting the transfer mode and serial clock. annot access any of in read-modify-write instructions such as sed as SIO mode.	bit
SBIDBR (0021 _H)	7	<u>6 5 4 3 2 1</u>	0 (Initial value **** ****) Read / Write	
	Note 1 :	buffer are independent in SBIDBR. The instructions such as bit operate, etc.	en into SBIDBR, since a write data buffer and a read data erefore, cannot access it any of in read-modify-write	
	Note 2 :	don't care		
SBICR2 (0023 _H)	7 "0" "	ace Control Register 2 6 5 4 3 2 1 0" "0" "1" SBJM "0"	0 "0"	
	SBIM	Serial bus interface operation mode selection	00 : Port mode (serial bus interface output disable) 01 : SIO mode 10 : I ² C bus mode 11 : reserved	Write only
	Note 1 : Note 2 : Note 3 : Note 4 : Note 5 :		rming that input signals via port are high level. Innot access any of in read-modify-write instructions such as	

Figure 2-43-1. Serial bus interface control register 1 / serial bus interface data buffer register / serial bus interface control register 2 in SIO mode

Serial B	us Interf	ace Sta	tus Regis	ster				
SBISR (0023 _H)	7	6 5 "1" "	5 4 I <i>"</i> 11"	3 SIOF	2 SEF	1] "1"		
	SIOF	Serial t monito	ransfer op or	perating	ı status	i	0 : Transfer terminated 1 : Transfer in process	Read
	SEF	Shift o	perating s	tatus m	onitor		0 : Shift operation terminated 1 : Shift operation in process	only



(1) Serial clock

<u>a. Clock source</u>

The SCK (bit 2 to 0 in the SBICR1) is used to select the following functions.

① Internal clock

In an internal clock mode, any of seven frequencies can be selected. The serial clock is output to the outside on the \overline{SCK} pin. The \overline{SCK} pin becomes a high-level when data transfer starts. When writing (in the transmit mode) or reading (in the receive mode) data cannot follow the serial clock rate, an automatic-wait function is executed to stop the serial clock automatically and hold the next shift operation until reading or writing is complete.



Figure 2-44. Automatic-wait function

② External clock (SCK = "111")

An external clock supplied to the \overline{SCK} pin is used as the serial clock. In order to ensure shift operation, a pulse width of at least 4 machine cycles is required for both high-level and low-level in the serial clock. The maximum data transfer frequency is 250 kHz (when fc = 8 MHz).





<u>b.Shift edge</u>

The leading edge is used to transmit data, and the trailing edge is used to receive data.

① Leading edge shift

Data is shifted on the leading edge of the serial clock (at a falling edge of the SCK pin input/ output).

② Trailing edge shift

Data is shifted on the trailing edge of the serial clock (at a rising edge of the SCK pin input/output).



Figure 2-46. Shift edge

(2) Transfer mode

The SIOM (bit 5 and 4 in the SBICR1) is used to select a transmit, receive, or transmit/receive mode. <u>a. 8-bit transmit mode</u>

Set a control register to a transmit mode and write transmit data to the SBIDBR.

After the transmit data is written, set the SIOS to "1" to start data transfer. The transmitted data is transferred from the SBIDBR to the shift register and output to the SO pin in synchronous with the serial clock, starting from the least significant bit (LSB). When the transmit data is transferred to the shift register, the SBIDBR becomes empty. The INTSBI (buffer empty) interrupt request is generated to request new data.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated if new data is not loaded to the data buffer register after the specified 8-bit data is transmitted. When new transmit data is written, automatic-wait function is canceled.

When the external clock is used, data should be written to the SBIDBR before new data is shifted. The transfer speed is determined by the maximum delay time between the time when an interrupt request is generated and the time when data is written to the SBIDBR by the interrupt service program.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting data is ended by clearing the SIOS to "0" by the buffer empty interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, the transmitted mode ends when all data is output. In order to confirm if data is surely transmitted by the program, set the SIOF (bit 3 in the SBISR) to be sensed. The SIOF is cleared to "0" when transmitting is complete. When the SIOINH is set, transmitting data stops. The SIOF turns "0".

When the external clock is used, it is also necessary to clear the SIOS to "0" before new data is shifted; otherwise, dummy data is transmitted and operation ends.



Figure 2-47. Transfer mode

Example : Program to stop transmitting data (when external clock is used) STEST1 : TEST (SBISR) . SEF ; If SEF = 1 then loop JRS F , STEST1 STEST2 : TEST (P5) . 3 ; If SCK = 0 then loop JRS T , STEST2 LD (SBICR1) , 00000111B ; SIOS ← 0

TMP87CH38/K38

TOSHIBA



Figure 2-48. Transmitted data hold time at end of transmit

b.8-bit receive mode

Set the control register to receive mode and the SIOS to "1" for switching to receive mode. Data is received from the SI pin to the shift register in synchronous with the serial clock, starting from the least significant bit (LSB). When the 8-bit data is received, the data is transferred from the shift register to the SBIDBR. The INTSBI (buffer full) interrupt request is generated to request of reading the received data. The data is then read from the SBIDBR by the interrupt service program.

When the internal clock is used, the serial clock will stop and automatic-wait function will be initiated until the received data is read from the SBIDBR.

When the external clock is used, since shift operation is synchronized with the clock pulse provided externally, the received data should be read from the SBIDBR before next serial clock is input. If the received data is not read, further data to be received is canceled. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read.

Receiving data is ended by clearing the SIOS to "0" by the buffer full interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The received mode ends when the transfer is complete. In order to confirm if data is surely received by the program, set the SIOF (bit 3 in the SBIDBR) to be sensed. The SIOF is cleared to "0" when receiving is complete. After confirming that receiving has ended, the last data is read. When the SIOINH is set, receiving data stops. The SIOF turns "0" (the received data becomes invalid, therefore no need to read it).

Note : When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, receiving data is concluded by clearing the SIOS to "0", read the last data, and then switch the mode.



Figure 2-49. Receive mode (Example : Internal clock)

c. 8-bit transmit / receive mode

Set a control register to a transmit / receive mode and write data to the SBIDBR. After the data is written, set the SIOS to "1" to start transmitting / receiving. When transmitting, the data is output from the SO pin on the leading edges in synchronous with the serial clock, starting from the least significant bit (LSB). When receiving, the data is input to the SI pin on the trailing edges of the serial clock. 8-bit data is transferred from the shift register to the SBIDBR, and the INTSBI interrupt request occurs. The interrupt service program reads the received data from the data buffer register and writes data to be transmitted. The SBIDBR is used for both transmitting and receiving. Transmitted data should always be written after received data is read.

When the internal clock is used, automatic-wait function is initiated until received data is read and next data is written.

When the external clock is used, since the shift operation is synchronized with the external clock, received data is read and transmitted data is written before new shift operation is executed. The maximum transfer speed when the external clock is used is determined by the delay time between the time when an interrupt request is generated and the time when received data is read and transmitted data is written.

When the transmit is started, after the SIOF goes "1" output from the SO pin holds final bit of the last data until falling edge of the SCK.

Transmitting / receiving data is ended by clearing the SIOS to "0" by the INTSBI interrupt service program or setting the SIOINH to "1". When the SIOS is cleared, received data is transferred to the SBIDBR in complete blocks. The transmit / receive mode ends when the transfer is complete. In order to confirm if data is surely transmitted / received by the program, set the SIOF (bit3 in the SBISR) to be sensed. The SIOF becomes "0" after transmitting / receiving is complete. When the SIOINH is set, transmitting / receiving data stops. The SIOF turns "0".

Note : When the transfer mode is switched, the SBIDBR contents are lost. In case that the mode needs to be switched, conclude transmitting / receiving data by clearing the SIOS to "0", read the last data, and then switch the transfer mode.



Figure 2-50. Transmit / receive mode (Example : Internal clock)



Figure 2-51. Transmitted data hold time at end of transmit / receive

2.9 Remote Control Signal Preprocessor / External Interrupt 3 Input Pin

The remote control signal waveform can be determined by inputting the remote control signal waveform from which the carrier wave was eliminated by the receive circuit to P30 (INT3 / RXIN) pin. When the remote control signal preprocessor / external interrupt 3 pin is also used as the P30 port, set the P30 port output latch to "1". When it is not used as the remote control signal preprocessor/external interrupt 3 input pin, it can be used for normal port.

2.9.1 Configuration



Figure 2-52. Remote control signal preprocessor

2.9.2 Remote control signal preprocessor control

When the remote control signal preprocessor is used, operating states are controlled and monitored by the following registers. Interrupt requests also use the remote control signal preprocessor / external interrupt 3 input pin.

- Remote control receive control register 1 (RXCR1)
- Remote control receive control register 2 (RXCR2)
- Remote control receive counter register (RXCTR)
- Remote control receive data buffer register (RXDBR)
- Remote control receive status register (RXSR)

When this pin is used for the external interrupt 3 input, set EINT in RXCR1 to other than "11".

Remote cor	trol receive control register 1		
RXCR1 7 (0FD0 _H)		1 0 NC (Initial value : 0000 0000)	
RCCK	8-bit up-counter source clock select	00: fc/26 [Hz] 01: fc/28 10: fc/2 ¹⁰ 11: fc/2 ¹²	
RPOLS	Remote control signal polarity select	0 : Positive 1 : Negative	
EINT	Interrupt source select	00: Rising edge 01: Falling edge 10: Rising / Falling edge 11: 8-bit receive end	Read/ Write
RNC	Noise canceler noise eliminating time select	$\begin{array}{llllllllllllllllllllllllllllllllllll$	
Note1 : Note2 : Remote cont		nge the set value in the receiving remote contro d measurement data, use EINT and RMM.	l signal.
RXCR2 7 (0FD1 _H)	6 5 4 3 2 1 CREGA RCS	0 RMM (Initial value : 0000 0*00)	
CREGA	Setting of detect time for match with 8-bit up-counter upper 4 bits	Match detect time (Tth) = 16 x CREGA / RCCK [s] CREGA = 0 _H to F _H Example : CREGA = 2 _H , RCCK = fc/2 ⁶ [Hz], at fc = 8 MHz Tth = 256 [μ s]	
RCS	8-bit up-counter start control	0 : Stop and counter clear 1 : Start	Read/ Write
RMM	Measurement mode select (invalid when EINT = "10")	00: 01: 10: Refer to table 2-6 11:	
Note1 :	fc ; High-frequency clock [Hz]		
Note2 : Note3 :	When an interrupt source is forcibly measured separately. Set CREGA (0 _H to F _H) before E		itns are

Figure 2-53. Remote control receive control register 1, 2

Remote cor	ntrol receive counter register		
XCTR / DFD2 _H)	<u> </u>	Read Only (Initial value : 0000 0000)	
Remote cor	trol receive data buffer register		
XDBR DFD3 _H)	receive status register	I 0 Read Only (Initial value : 0000 0000)	
RXSR (0FD4 _H)	7 6 5 4 3 2 1 RBCTM OVFF SR	I 0 M RNCM (Initial value : 0000 * 000)	
RBCTM	Receive bit counter value monitor		
OVFF	8-bit up-counter overflow flag	0:No overflow 1:Overflow	Read Only
SRM	Data buffer register input monitor	0 : Upper 4bits of 8-bit up-counter < CREGA 1 : Upper 4bits of 8-bit up-counter ≧ CREGA	
RNCM	Remote control signal monitor after passing through noise canceler		

Figure 2-54. Remote control receive counter register, data buffer register, status register

RPOLS	EINT	RMM	Interrupt source	Measurement mode
	00	00 10 11		
0	01	01 10 11		
	10	_		→↔↔↔←
	11	00 10	Receive end	
	00	00 10 11		
1	01	01 10 11		
	10	_		→↔↔↔←
	11	00 10	Receive end	

Table 2-6. Combination of interrupt source and measurement mode

2.9.3 Noise elimination time setting

The remote control receive circuit has a noise canceler. By setting RNC in RXCR1, input signals shorter than the fixed time can be eliminated as noise.

RNC	Minimum signal pulse width	at fc = 8 MHz	Maximum noise width to be eliminated	at fc = 8 MHz
000				
001	(2 ⁵ + 5) / fc [s]	4.63 [µs]	(2 ² × 7 – 1) / fc [s]	3.38 [µs]
010	(2 ⁸ + 5) / fc	32.63	(2 ⁵ × 7 – 1) / fc	27.88
011	(2 ⁹ + 5) / fc	64.63	(2 ⁶ × 7 – 1) / fc	55. 88
100	(2 ¹⁰ + 5) / fc	128.63	(2 ⁷ × 7 – 1) / fc	111.88
101	(2 ¹¹ + 5) / fc	256.63	(2 ⁸ × 7 – 1) / fc	223.88
110	(2 ¹³ + 5) / fc	1.025 [ms]	(2 ¹⁰ × 7 – 1) / fc	895.88
111	(2 ¹⁴ + 5) / fc	2.049	(2 ¹¹ ×7–1)/fc	1.792 [ms]

Table 2-7. Noise elimination time setting

2.9.4 Operation

(1) interrupts at rising, falling, or rising / falling edge, and measurement modes

First set EINT and RMM. Next, set RCS to "1"; the 8-bit up-counter is counted up by the internal clock. After measurement, the 8-bit up-counter value is saved in RXCTR. Then, the 8-bit up-counter is cleared, an INT3 request is generated, and the 8-bit up-counter resumes counting.

If the 8-bit up-counter overflows (FF_H) before measurement is completed, an INT3 request is generated and the overflow flag (OVFF) is set to "1". Then, the 8-bit up-counter is cleared. An overflow can be detected by reading OVFF by the interrupt processing. To restart the 8-bit up-counter, set RCS to "1".

Setting RCS to "1" zero-clears OVFF.



TMP87CH38/K38





(2) 8-bit receive end interrupts and measurement modes

By determining one-cycle remote control signal as one-bit data set to "0" or one-pulse width remote control signal as one-bit data set to "1", an INT3 request is generated after 8-bit data is received. When "0" is determined, this means the upper four bits in the 8-bit up-counter have not reached the CREGA value. When "1" is determined, this means the upper four bits in the 8-bit upcounter have reached or exceeded the CREGA value. The 8-bit up-counter value is saved in RXCTR after one bit is determined. The determined data is saved, bit by bit, in RXDBR at the rising edge of the remote control signal (when RPOLS = 1, falling edge). The number of bits saved in RXDBR is counted by the receive bit counter and saved in RBCTM. RBCTM is set to "0001B" at the rising edge of the input (when RPOLS = 1, falling edge) after the INT3 request is generated.



Figure 2-58. Overflow interrupt timing chart



ŝ ĩ

32.768 131.072

£

512

fc/210 fc/212

2.10 8-bit A/D Converter (ADC)

The 87CH38/K38 each have an 6-channel multiplexed-input 8-bit successive approximate type A/D converter with sample and hold.

2.10.1 Configuration



Figure 2-60. A/D converter

2.10.2 Control

The A/D converter is controlled by an A/D converter control register (ADCCR).

A/D Conversio	on Resul	t Regis	ster						
	7	6	5	4	3	2	1	0	
ADCDR (000F _H)									Read only



ОССК ООЕ _Н)	7 EOCF	6 5 4 3 ADS "0" AINDS ,	2 1 0 SAIN (Initial value : 00*0 0000)				
1	SAIN	Analog input selection	0000 : AIN0 0001 : AIN1 0010 : AIN2 0011 : AIN3 0100 : AIN4 0101 : AIN5 011* : reserved 1*** : reserved	R/W			
	AINDS	Analog input control	0 : Enable 1 : Disable				
	ADS	A/D conversion start	0 : – 1 : A/D conversion start				
	EOCF	End of A/D conversion flag	0 : Under conversion or Before conversion 1 : End of conversion	R			
	Note 2 : S Note 3 : T Note 4 : T	; don't care elect analog input when A/D co he ADS is automatically cleared he EOCF is cleared to "0" when he EOCF is read-only.	to "0" after starting conversion.				

Figure 2-62. A/D converter control register

2.10.3 Operation

(1) Start of A/D conversion

First, clear the corressponding P6CR bit to "0" for analog input. Clear the AINDS (bit 4 in ADCCR) to "0" and select one of six analog inputs AIN5-AIN0 with the SAIN (bit 3 to 0 in ADCCR).

Note : The pin that is not used as an analog input can be used as regular input/output pins. During conversion, do not perform output instruction to maintain a precision for all of the pins.

A/D conversion is started by setting the ADS (bit 6 in ADCCR) to "1".

Conversion is accomplished in 46 machine cycles (184/fc [s]).

The EOCF (bit 7 in ADCCR) is set to "1" at end of conversion.

When setting the ADS to "1" under A/D conversion, the A/D converter circuit is initialized and the A/D conversion try again from start.

The sampling of the analog input voltage is excuted at 4 machine cycles after setting the ADS to "1".

Note : The circuit of sample and hold is included in a condenser (12 pF (typ.)) through a register (5 $k\Omega$ (typ.)).

Therefore, until 4 machine cycles is over, this condenser must be charged.

(2) Reading of A/D conversion result

After the end of conversion, read the conversion result from the ADCDR. The EOCF is automatically cleared to "0" when reading the ADCDR.

(3) A/D conversion in STOP mode

When the MCU places in the STOP mode during the A/D conversion, the conversion is terminated and the ADCDR contents become indefinite.

However, if the STOP mode is started after the end of conversion (EOCF = 1), the ADCDR contents are held.











2.11 Pulse Width Modulation Circuit Output

87CH38/K38 have a 14-bit resolution pulse with modulation (PWM) channel and 9 7-bit resolution PWM channels. D/A converter output can easily be obtained by connecting an external low-pass filter. PWM outputs are multiplexed with general purpose I/O ports as; P40 (PWM0) to P47 (PWM7), P50 (PWM8), P51 (PWM9). When these ports are used PWM outputs, the corresponding bits of P4, P5 output latches and input/output control latches should be set to "1".

2.11.1 Configuration



2.11.2 PWM output wave form

(1) PWM0 output

This is 14-bit resolution PWM output and one period is $T_M = 2^{15}/fc [s]$.

The 8 high-order bits of the PWM data latch control the pulse width of the pulse output with a period of T_S (T_S = T_M/64), which is the sub-period of the PWM0. When the 8-bit data are decimal n ($0 \le n \le 255$), this pulse width becomes $n \times t_0$, where $t_0 = 2/fc$.

The lower 6-bit of 14 bit data are used to control the generation of additional to wide pulse in each T_S period. When the 6-bit data are decimal m ($0 \le m \le 63$), the additional pulse is generated in each of m periods out of 64 periods contained in a T_M period. The relationship between the 6 bits data and the position of T_S period where the additional pulse is generated is shown in Table 2-10.

Bit position of 6 bits data	Relative position of Ts where the output pulse is generated. (Number i of T _{S (i)} is listed)			
Bit O	32			
Bit 1	16, 48			
Bit 2	8, 24, 40, 56			
Bit 3	4, 12, 20, 28, 36, 44, 52, 60			
Bit 4	2, 6, 10, 14, 18, 22, 26, 30,, 58, 62			
Bit 5	1, 3, 5, 7, 9, 11, 13, 15, 17,, 59, 61, 63			
Note : When the corre	esponding bit is "1", it is output.			

(2) PWM1 to PWM9 outputs

These are 7-bit resolution PWM outputs and one period is $T_N = 28/fc$ [s]. When the 7-bit data are decimal k ($0 \le k \le 127$), the pulse width becomes $k \times t_0$. The wave form is illustrated in Figure 2-66.



Figure 2-66. PWM output wave form

2.11.3 Control

PWM output is controlled by PWM Control Register (PWMCR) and PWM Data Buffer Register (PWMDBR). The status of transfer PWM data from PWMDBR to PWM data latch is read by PWMEOT of PWM status register (PWMSR).



Figure 2-67. PWM control register / PWM status register / PWM data buffer register

(1) Programing of PWM data

PWM output is controlled by writing the output data to data latches. The sequence of writing the output data to data latch is shown as follows;

- 1. Write the channel number of PWM data latch to the PWMDLS.
- 2. Write PWM output data to the PWMDBR.
- Write "0C_H" to the PWMCR. When transferring of the output data is completed, the PWMEOT becomes "0", indicating that the next data can be written. Do not write PWM data when the PWMEOT is "1" because write errors can occur in this case.

Note: When writing the output data to PWM0 data latch, write " $0C_H$ " to the PWMCR after writing of the 14-bit output data is completed.

While the output data are being written to the data latch, the previously written data are being output. The maximum time from the point at which " $0C_H$ " is written to the data latch until PWM output is switched is 2¹⁵/fc [s] (4.096 ms, at fc = 8 MHz) for PWM0 output and 2⁹/fc [s] (64 μ s, at fc = 8 MHz) for PWM1 to PWM9 output.

Example : $\overline{PWM0}$ pin outputs a PWM wave form with a low-level of 32 μ s width and no additional pulse.

PWM1 pin outputs a PWM wave form with a low-level of 16 μ s width. **PWM2** pin outputs a PWM wave form with a low-level of 8 μ s width.

Note : at fc = 8 MHz

	LD	(PWMCR), OOH	;	Select lower 6-bit of PWM0
	LD	(PWMDBR), OOH	;	No additional pulse
	LD	(PWMCR), 01H	;	Select 8 high-order bits of PWM0
	LD	(PWMDBR), 80H	;	32 μs ÷ 2/fc = 80 _H
	LD	(PWMCR), OCH	;	Request PWM Data Transfer
WAITO :	TEST	(PWMSR). 7	;	PWMEOT = 0?
	JRS	F, WAITO		
	LD	(PWMCR), 02H	;	Select PWM1
	LD	(PWMDBR), 40H	;	16 μs ÷ 2/fc = 40 _H
	LD	(PWMCR), OCH	;	Request PWM Data Transfer
WAIT1 :	TEST	(PWMSR). 7	;	PWMEOT = 0?
	JRS	F, WAIT1		
	LD	(PWMCR), 03H	;	Select PWM2
	LD	(PWMDBR), 20H	;	8 μs ÷ 2/fc = 20 _H
	LD	(PWMCR), OCH	;	Request PWM Data Transfer
WAIT2 :	TEST	(PWMSR). 7	;	PWMEOT = 0?
	JRS	F, WAIT2		

2.12 Test Video Signal Output for Adjusting TV Screen

TMP87CH38/K38 have a built-in video signal output circuit to output necessary signal for TV screen adjustment.

 Mode :
 NTSC (at fc = 8.056 MHz)

 PAL (at fc = 8.000 MHz)

 Picture pattern :
 Total eight types, Monochromatic inversion possible

 Output format :
 Three states (H, L, Hi-Z) output

 Comp.Sync duration time
 L output

 Black level / Pedestal duration time
 Hi-Z output

 White level duration time
 H output

2.12.1 Configuration



Figure 2-68. Test video signal output circuit

2.12.2 Control

The test video signal output circuit can be controlled with the test video signal control register.

TVSCR	7	6	5	4	3	2	1			
OFBO _H)	SGEN	SGVBLK	SGPAL	SGIV	SGCF	IS	SGPAT		(Initial Value 0000	0000)
	SGEN	SG function selection				0 : disable 1 : enable				
	SGVBLK	Picture s	signal for \	/BLK durat		0 : Output 1 : No outpu	ıt			
	SGPAL	PAL/NTSC selection				0 : NTSC 1 : PAL				
	SGIV	Pattern	Pattern monochromatic inversion			0 : No inversion 1 : Inversion			Write	
	SGCHS	OSD synchronous signal selection				0 : Port 1 : Pseudo signal circuit			only	
	SGPAT	Display pattern				000 : Black on the whole screen 001 : White on the whole screen 010 : Cross hatch 011 : Cross dot pattern 100 : Cross bar 101 : White on the upper side / Black on the lower side 110 : H signal pattern 111 : H resolution pattern				

Figure 2-69. Test video signal control register

2.12.3 Functions

Video signal output is to generate monochromatic picture signal output to take easily the necessary tests such as TV screen white adjustment and screen distortion amplitude adjustment implemented on the final manufacturing process of a TV receiver set.

Display pattern	TV screen	
Display pattern		
000 (Black on the whole surface)		
001 (White on the whole surface)		
010 (Cross hatch)		
011 (Cross dot)		
100 (Cross bar)		
101 (White on the upper side / Black on the lower side)		
110 (H signal pattern)		
111 (H resolution pattern)		

Display pattern and TV screen

There are three states of the output to generate picture signal with the external circuit of the resistance divided voltage.




2.13 On-Screen Display (OSD) Circuit

The TMP87CH38/K38 features a built-in on-screen display circuit used to display characters and symbols on the TV screen. 192 characters in any of 256 character fonts can be displayed in 24 characters x 8 rows.

OSD circuit functions are as follows:

- ① Number of character fonts 256 (including blank character)
- ② Number of display characters 192 (24 characters x 8 rows)
- 3 Composition of a character 14 x 18 dots
- Character sizes
 3 (selectable line by line)
- ⑤ Display colors
- Character colors : 8 (selectable character by character)
- Fringe color : 8 (selectable character by character
 - e color : 8 (selectable page by page
- Background color : 8 (selectable page by page)
- 6 Fringing function (for large, middle, and small characters)
- ${f \overline{\mathcal{O}}}$ Smoothing function (for large and middle characters)
- B Display position horizontal : 128 steps ; vertical : 256 steps
- **9** Full-raster blanking function
- 10 Blinking function
- ① Reverse function
- Reverse Blinking function
- 13 Window function

2.13.1 Configuration



Figure 2-70. OSD circuit

2.13.2 Character ROM and display memory

(1) Character ROM

The character ROM contains 256 character fonts. The user can set fonts as desired. The character ROM consists of 256 characters in 14 x 18 dots (character codes 00_H to FF_H). Each dot corresponds to one bit in the character ROM. When a bit in the character ROM is set to "1", the corresponding dot is displayed; if set to "0", the dot is not displayed. The start address in the character ROM corresponding to a character code is determined by the following expression:

Start address in character ROM = $CRA \times 40_H + 4000_H$

Since character code 00_H is used as blank character, the character font for this character code cannot be changed. Write "0" in the data of character code 00_H .

Set all unused bits (bit 7 with 0_H to 8_H in the lower 4-bit of an address) to "1" and write the data "FF_H" to all unused address (the lower 4-bit of an address are 9_H to F_H) in character ROM.

Figure 2-71. (a) shows an example of the character font configuration for the character code 00_H and 01_H , together with the ROM addresses and data.

Figure 2-71. (b) shows the character ROM dump list for these 2 character fonts .

Note 1 : CRA ; Character code (00_H to FF_H).

Note 2 : A data can not be read fran character ROM by software.

Note 3 : When ordering a mask, load the data to character ROM at addresses 4000_H to 7FFF_H.

		_	_		~~			~					_		-							
Address	Data		Bit		Ľ	Bi		Ì	Adress	Da	ata		A	ddress	Data	í	Bit	. ľ		lit	ddress	Data
(Hex)	(Hex)	654	132	21()6	543	321	0	(Hex)	(⊦	lex)			(Hex)	(Hex)	65	432	106	554	3210	(Hex)	(Hex)
4000 4001	80 80	\square	++	++	_	\square			4020 4021		80 80			040 041	80 80				+++		4060 4061	80 80
4001	80	H	++					_	4021		80			041	83						1062	E0
4003	80		\square						4023		80		4	043	8C						1063	F8
4004 4005	80 80	H	++	++	_			_	4024 4025		80 80			1044 1045	90 A1		×++				1064 1065	FC BE
4005	80	H	++						4025		80			045	A1						1065	BE
4007	80	\square	\square	\square					4027		80		4	047	C0						1067	FF
4008	80 80	H+	++	++	_	+++	+++	_	4028 4030		80 80			0 <u>48</u> 050			++				1068 1070	FF FF
4011	80								4031		80		4	051							4070 4071	E7
4012	80	┣┼┼	++	++	_	+ + +	++	_	4032		80			052	AC						1072	E6
4013 4014	80 80	H	++					_	4033 4034		80 80			053 054	A0 90						4073 4074	FE FC
4015	80		\square						4035		80		4	055	8C						1075	F8
4016 4017	80 80	┣┼┼	++	++	-	+++	+++	_	4036 4037		80 80			056 057	83 80		++			+++	4076 4077	E0 80
4018	80		\pm						4038		80			058	80						1078	80
		(Cha	irac	ter		de O	0 _H)									(Cha	aracte	 er co	de ()1 _H)		
								(a)	Cha	ract	er fo	nt co	onfig	gurati	on							
			4	000)/	80	80	80) 80	80	80	80	80	80	FF FF	FF	FF	FF	FF	FF		
			4	010)/	80	80	80	80	80	80	80	80	80	FF FF	FF	FF	FF	FF	FF		
			4	020	1/	80	80	80		80	80	80	80	80	FF FF	FF	FF	FF	FF	FF		
			-	030		80	80	80		80	80	80	80	80	FF FF	: FF	FF	FF	FF	FF		
				040		80	80	83		90	A1	۸1 ا	200	C0			FF	FF	FF	FF		
				040		C0	CC	A		90	80	83	80	80			EE			FF		
																·						
			-	060		80	80	E		FC	BE	BE	FF	FF	FF FF	· []				FF		
			4	070)/	FF	E7	E6	6 FE	FC	F8	E0	80	80	FF FF	FF	FF	FF	FF	FF		
									(b) R	OM	dum	p lis	t								

Figure 2-71. Character font configuration and ROM dump list

(2) Display memory

Each character out of the 192 characters displayed in 24 characters x 8 rows consists of 14 bits in the display memory. Five data items are written to the display memory: character code, color data, blinking specification, reverse specification, and reverse blinking specification. The display memory contents become unstable after the reset operation is released.

There are two modes for writing display data to the display memory. One mode is for writing all display data (character code, color data, blinking specification, reverse specification, and reverse blinking specification) simultaneously. The other mode is for changing either character code or character ornamentation data (color data, blinking specification, reverse specification, and reverse blinking specification). How the display data is written to the display memory is described in section 2.13.3 (18).

Display memory configuration

- Character code specification register (8 bits) ···· CRA7 to 0
- Color data specification register (3 bits) RDT / GDT / BDT
- Blinking specification register (1 bit) BLF
- Reverse specification register (1 bit) ···· RVF
- Reverse blinking specification register (1 bit) … RBF



Figure 2-72. Display memory bit configuration

low	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	2
1	000	001	002	003	004	005	006	007	008	009	00A	00B	00C	00D	00E	00F	010	011	012	013	014	015	016	0
2	020	021	022	023	024	025	026	027	028	029	02A	02B	02C	02D	02E	02F	030	031	032	033	034	035	036	0
3	040	041						/																0
4	060	061							/	/														0
5	080	081																						0
6	0A0	0A1																						0
7	0C0	0C1											$\overline{\ }$											01
8	0E0	0E1												/									_	0

Figure 2-73. Display memory address configuration

2.13.3 OSD circuit control

The OSD circuit is controled by using the OSD control registers assigned to addresses $0F80_H$ to $0F9A_H$ in the data buffer register (DBR). For write to or read from the OSD control registers, see section 2.13.3 (19). The OSD control registers are used to set display start position, display character ornamentations (that is, fringing, smoothing, color data, character size, and etc.), display memory addresses, character codes, and etc.

After all settings are complete, setting the display on-off control bit, EDISP (bit 0 in ORDON) to "1" enables display (starts display). Setting EDISP to "0" disables display (halts display).

Note : The contents of OSD control registers are not initialized in STOP mode.

(1) Display position

The horizontal display start position can be set in 128 steps. The vertical display start positions can be specified for each line using 256 steps. The horizontal display start position is set with OSD control registers HS16 to HS10 (bit 6 to 0 in ORHS1). The vertical display start position of the line 1 is set with VS17 to VS10 (in ORVS1). The vertical display start position of the line 2 to 8 are determined by setting VS27 to VS20 ... VS87 to VS80 (ORVS2 to ORVS8) in the same way.

Horizontal display start position

Specification unit : Display page Specification steps : 128 Specification horizontal display start position : Line 1 to 8 : HS16 to HS10

When FORS is "0" (Normal mode) HS1 = (HS16 to HS10) $_{\rm H} \times 2T_{\rm OSC} + 11T_{\rm OSC}$ (Line1 to 8)

When FORS is "1" (Double frequency mode) HS1 = (HS16 to HS10) $_{\rm H} \times T_{\rm OSC}$ + 6.5T_{OSC} (Line1 to 8)

Note : T_{OSC} ; One cycle of OSC oscillation

Vertical display start position Specification unit : Line Specification steps : 256 Specification vertical display start position : Line1 :

Line1 : VS17 to VS10 Line2 : VS27 to VS20



Line8 : VS87 to VS80

Figure 2-74. TV screen image

When VDSMD is "0" (Normal mode) Line n : VSn = (VSn7 to VSn0) $H \times 2T_{HD}$ (n : 1 to 8)

When VDSMD is "1" (Double scan mode) Line n : VSn = (VSn7 to VSn0) $_{\rm H} \times 4T_{\rm HD}$ (n ; 1 to 8)



(2) Double scan mode

The double scan mode is used to handle non-interlaced scanning TV. When double scan mode is enabled, the vertical display counter increases every 4 scan lines and a vertical size of a dot is double. This function is enabled by setting VDSMD (bit 3 in ORETC) in the OSD control register to "1".

Scan mode select register (1 bit) ···· VDSMD (bit 3 in ORETC) "0" ··· Normal mode "1" ··· Double scan mode

(3) Double OSC frequency mode

The double OSC frequency mode is used to display OSD by the OSC frequency doubled. When this function is enabled, the clock which is doubled by a clock doubler is inputted into an OSD circuit.



This function is ebabled by setting FORS (bit 4 in ORDON) in the OSD control register to "1".

OSC frequency select register (1 bit) ... FORS (bit 4 in ORDON)

"0" ··· Normal mode

"1" ... Double frequency mode

(4) Character sizes and display on / off

Character size can be selected line by line from 3 sizes. And display on / off also can be set line by line. Small, middle and large character size and display on / off can be set with OSD control registers CS11, CS10...CS81, CS80 (ORCS4 and ORCS8) in the OSD control registers.

Character sizes : 3 sizes (Small, middle and large) Character size and display on / off specification unit : Line Character size select/display on / off register (2 bits x 8)

Line 1: CS11 and CS10

Line 2: CS21 and CS20

: :

Line 8: CS81 and CS80

Table 2-11. Character size and display on / off specifications (n; 1 to 12)

CSn1	CSn0	Character size	Display on/off
1	1	Small	On
1	0	Middle	On
0	1	Large	On
0	0	-	Off

Note : The line which is displayed off is managed as a small character sizeline by the overlap of vertical display start position, the display line counter function, and etc.

		VDSM (Norma	D = 0 l mode)		lD = 1 can mode)
		Dot size	Character size	Dot size	Character size
	Small	1 T _{OSC} × 1 T _{HD}	14 T _{OSC} × 18 T _{HD}	1 T _{OSC} × 2 T _{HD}	14 T _{OSC} × 36 T _{HD}
FORS = 0 (normal mode)	Middle	$2 T_{OSC} \times 2 T_{HD}$	$28 T_{OSC} \times 36 T_{HD}$	$2 T_{OSC} \times 4 T_{HD}$	$28 T_{OSC} \times 72 T_{HD}$
(Large	$4 T_{OSC} \times 4 T_{HD}$	56 T _{OSC} × 72 T _{HD}	4 T _{OSC} × 8 T _{HD}	56 T _{OSC} × 144 T _{HD}
FORS = 1	Small	0.5 T _{OSC} × 1 T _{HD}	7 T _{OSC} × 18 T _{HD}	0.5 T _{OSC} × 2 T _{HD}	7 T _{OSC} × 36 T _{HD}
(double frequency	Middle	1 T _{OSC} × 2 T _{HD}	14 T _{OSC} × 36 T _{HD}	1 T _{OSC} × 4 T _{HD}	14 T _{OSC} × 72 T _{HD}
mode)	Large	$2 T_{OSC} \times 4 T_{HD}$	28 T _{OSC} × 72 T _{HD}	2 T _{OSC} × 8 T _{HD}	28 T _{OSC} × 144 T _{HD}
			0		

Table 2-12. Dot and character siz	zes
-----------------------------------	-----

Note : T_{OSC} ; One cycle of OSC oscillation T_{HD} ; One cycle of \overline{HD} signal

(5) Smoothing function

The smoothing function is used to make characters look smooth. Enabling smoothing displays 1/4 dot between two dots connecting corner to corner within a character. Small size character can not be enabled smoothing. Smoothing is enabled by setting ESMZ (bit 4 in ORETC) in the OSD control register to "1".

Smoothing specification unit: Display page Smoothing specification register (1 bit) ···· ESMZ (bit 4 in ORETC) "0" ··· Disable smoothing

"1" … Enable smoothing

(6) Fringing function

The fringing function is used to display a character with a fringe width is 1/2 dot in a different color from that of the character. For small characters, fringe width is 1 dot. When a character is displayed with the maximum of 14 vertical dots and 18 horizontal dots, the fringe exceeds right and left, top, and bottom of the character display area. The exceeded fringe can be displayed; however, display characters have higher priority to fringe horizontally.

Fringing is enabled for each line by setting EFR1 to EFR8 (OREFR) in the OSD control register to "1". A color for fringe is specified common to all lines using OSD control registers, RFDT, GFDT, and BFDT (bit 2 to 0 in ORBK).

Fringing specification unit: Line Fringing enable register (1 bit x 8) ···· EFRn (n ; 1 to 8) (OREFR) "0" ··· Disable fringing "1" ··· Enable fringing

Fringe color specification unit: Display page Fringe color register (3 bits) … RFDT, GFDT, BFDT (bit 2 to 0 in ORBK)

Note : When a display line is enable fringing function, its vertical size is increased by one dot (by two dots when its character size is small) independent of its character font. Therefore, when a vertical display start position is specified to no space between the lines, the display line which is overlapped with increasing dot (s) is canceled.



Figure 2-75. Smoothing / fringing / priority of smoothing and fringing

(7) Background color function

Background color function is used to color the entire background for the character area (14×18 dots). Except the character area whose character code is 00_{H}

This function is specified for each display page by setting EBKGD (bit 7 in ORBK) in the OSD control register to "1".

A background color is specified for each display page by setting RBDT, GBDT, and BBDT (bit 5 to 3 in ORBK) in the OSD control registers. A Color specification is same as them for full-roster blanking.

Background specification unit: Display page Background enable register (1 bit) ···· EBKGD (bit 7 in ORBK) "0" ··· Disable background

"1" … Enable background

Background color specification unit: Display page Background color specification registers (3 bits) ... RBDT, GBDT, BBDT (bit 5 to 3 in ORBK)

Note: When the background color function is used, the blank character (Code 00_H) can not be used as the first character on the fringing line.

(8) Full-raster blanking function

Full-raster blanking function is used to color the entire background for the display area (TV screen). When using the full-raster blanking function, set YBLCS (bit7 in ORETC) to "1", output BL signal from Y/BL pin, because Y signal cannot delete whole display page from video signal.

This function is specified for each display page by setting EXBL (bit 6 in ORBK) in the OSD register to "1". Color specification is same as them for background color.

Full-raster blanking specification unit: Display page

Full-raster blanking enable register (1 bit) ... EXBL (bit 6 in ORBK)

"0" … Disable full-raster blanking

"1" ... Enable full-raster blanking

Full-raster blanking color specification registers (3 bits) ... RBDT, GBDT, BBDT (bit 5 to 3 in ORBK)

(9) Reverse function

This function is used to reverse the background and character colors. However, when fringing is specified, the fringe color does not change.

Reverse function is enabled by setting RVF (bit 4 in ORDSN) in the OSD control register to "1".

Reverse specification: Character

Reverse enable register (1 bit) … RVF (bit 4 in ORDSN) "0" … Disable reverse "1" … Enable reverse

(10) Reverse blinking function

Reverse blinking function is used to reverse the background and character colors. When RBMF is "1", characters specified for blinking by RBF are reversed the background and character colors. However, when fringing is specified, the fringe color does not change.

Reverse blinking specification unit: Character

Reverse blinking specification register (1 bit) ... RBF (bit 5 in ORDSN)

- "0" ··· No reverse blinking
- "1" ··· Reverse blinking

Reverse blinking master specification register (1 bit) ... RBMF (bit 5 in ORETC)

"0" ··· Disable reverse blinking

"1" ··· Enable reverse blinking

(Characters whose RBF is set to "1" are reversed the background and character colors.)

RBF	RVF	RBMF	Display
0	0	*	Normal
0	1	*	Reverse
	0	0	Normal
	0	1	Reverse
1	1	*	reserved
			* ; don't care

Table 2-13. Display mode

(11) Blinking function

Blinking function is used to blink display characters.

When BKMF is "1", characters specified for blinking by BLF are not displayed. (If the background color function is used, the background color is not disappeared.)

Blinking specification unit : Character

Blinking specification register (1 bit) BLF (bit 3 in ORDSN)

"0" ··· No blinking

"1" ··· Blinking

Blinking master specification register (1 bit) ... BKMF (bit 6 in ORETC)

"0" … Disable blinking

"1" ... Enable blinking (Characters whose BLF are set to "1" are not displayed.)

(12) Character

Characters: 256 (including blank character)

Character specification register (8 bits)		CRA7 to CRA0 (bit 7 to 0 in ORCRA)
Character code "00 _H "	•••	Blank character
Character code "01 _H " to "FF _H "		User programmable by character ROM

(13) Character color

Character colors: 8

Character color specification unit: Character

Character color specification register (3 bits) ... RDT / GDT / BDT (bit 2 to 0 in ORDSN)

RDT	GDT	BDT	Character Color
0	0	0	Black
0	0	1	Blue
0	1	0	Green
0	1	1	Cyan
1	0	0	Red
1	0	1	Magenta
1	1	0	Yellow
1	1	1	White

(14) OSD interrupt

1) Display line counter

The display line counter indicates number of display line(s) by OSD circuit on the TV screen. The display line counter is a 4-bit counter which is initialized to "0" by the falling edge of the $\overline{\text{VD}}$ signal and which increments when last scanning of each display line is completed (falling edge of the $\overline{\text{HD}}$ signal). It is necessary to be read out display line counter several times, because it does not synchronize CPU clock.

Display line counter register (4 bits) ··· DCTR (bit 3 to 0 in ORIRC)

"0000" …	No display line is completed.
"0001" …	1'st display line is completed.
"0010" …	2'nd display line is completed.
to	
"1111" …	15'th display line is completed.



Figure 2-76. Display line counter

2) Interrupt generator circuit

An interrupt request is generated when a falling edge of \overline{VD} signal or when line counter (DCTR) is counted to the certain value specified by ISDC.

Interrupt souce select register (1 bit) ... SVD (bit4 in ORIRC)

- "0" ... Interrupt request generated when the display line counter (DCTR) is counted to the certain value which is specified by ISDC.
- "1" ... Interrupt request is generated when a falling edge of VD signal.

Interrupt generation line specification register (4 bits) ··· ISDC (bit 3 to 0 in ORIRC)

- "0000" ... Interrupt request generated when the display line counter is cleared.
- "0001" ··· Interrupt request generated at end points of the last scanning line of the first displey line
- "0010" ··· Interrupt request generated at end points of the last scanning line of the 2'nd display line
- to
- "1111" ... Interrupt request generated at end points of the last scanning line of the 15'th display line
- (15) P6 port output select function

This function is used to select whether the contents of port P67 to P64 will be output or R, G, B, Y/BL signals of the OSD circuit will be output on pins P67 to P64.

P6 port output select registers (4 bits) ... P67DS to P64DS (bit 7 to 4 in ORP6DS)

- "1" ··· R, G, B, Y/BL signal output
- "0" ... Port contents output
- (16) OSD pin output polarity control function

This function is used to select the polarity of the OSD outputs for RGB and Y/BL.

Output polarity control register (3 bits) ··· BLIV, YIV, RGBIV (bit 7 to 5 in ORIRC)

Symbol	Output port	Data "0"	Data "1"
BLIV	BL	Active High	Active Low
	BL	Active High	Active Low
YIV	Y	Active High	Active Low
RGBIV	RGB	Active High	Active Low

Table 2-15. Control of OSD Output Polarity

(17) Y/BL signal select function

This function is used to select either Y or BL signal output from the Y/BL pin.

Y/BL signal select register (1 bit) … YBLCS (bit 7 in ORETC)
"0" … Y signal output
"1" … BL signal output
Y signal … Logical OR for R, G, B Character data, and Fringing data.
BL signal … When EXBL is "0": Output in all display character areas (except for character code 00_H: blank character)
When EXBL is "1": Output in the whole page (18) Writing display data to the display memory

Data are written to the display memory using DMA8 to DMA0, CRA7 to CRA0, RDT, GDT, BDT, BLF, RBF, RVF, and MBK registers.

Display memory address specification register (9 bits) ··· DMA8 to DMA0 (bit0 in ORETC and ORDMA)

Display memory bank switching register (1 bit) ··· MBK (bit1 in ORETC)

- "0" ... For changing either character code or character ornamentation
- "1" ... For changing both character code and character ornamentation
- Note 1: Don't use the 2 bytes transfer operation such as [LDW (HL), mn] when accessing to display memory.
- Note 2: When writing a data to the display memory immediately after setting the display memory address to DMA, or when continuously writing a data to the display memory, insert over 2 instruction cycles between the instrunction for writing a data.



- a. Display memory write sequence when writing both character code and character ornamentation.
 - ① Write lower 8-bit addresses of display memory to DMA7 to DMA0 (in ORDMA).
 - ② Write the most upper addresses of display memory to DMA8 (bit 0 in ORETC) and set MBK (bit 1 in ORETC) to 1.

Note: It is necessary to write all bits of display memory address, writting DMA8 after DMA7 to DMA0, when writing display address, and repeat this sequence.

- Write character ornamentation data (blinking, reverse, reverse blinking, and color data) to RDT, GDT, BDT, BLF, RVF, and RBF.
 At this time, the character ornamentation data is transferred to the display memory.
- Write character code to CRA7 to CRA0. At this time, character code is transferred to the display memory together with the character ornamentation data which is written in ③ and DMA8 to DMA0 are automatically incremented.

b. Display memory write sequence when writing either character code or character ornamentation

- ① Write lower 8-bit addresses of display memory to DMA7 to DMA0 (in ORDMA).
- ② Write the most upper address of display memory to DMA8 (bit 0 in ORETC) and clear MBK (bit 1 in ORETC) to 0.

Note: It is necessary to write all bits of display memory address, writting DMA8 after DMA7 to DMA0, when writing display address, and repeat this sequence.

③ Write character ornamentation data (blinking, reverse, reverse blinking, and color data) to RDT, GDT, BDT, BLF, RVF, and RBF or write character code to CRA7 to CRA0. At this time, written data are transferred to the display memory and DMA8 to DMA0 are automatically incremented. (19) OSD control register write / read

The address of the OSD control registers are assigned to the DBR area.

To write or to read from the OSD control registers, the method is the same as for accessing ordinary DBR registers.

The written data are transferred to the OSD circuit at the end point of the scanning line without display by setting RGWR register to "1" and become valid. And, be able to write value of OSD control register after RGWR flag is cleared to "0".

- Note 1: Do not write the contents of OSD control registers during RGWR flag is "1'. If contents of OSD control registers are written during RGWR flag is "1", the written data are broken.
- Note 2: Do not clear RGWR register to "0". If RGWR register is cleared to "0", the contents of OSD control registers may be transferred to OSD circuit at unexpected timing.
- Note 3: Insert over 3 instruction cycles between the instruction which sets RGWR register to "1" and the instruction which checks RGWR flag.
- *Note 4* : Transfer the contents of all OSD control registers which affect displaying characters into OSD circuit before the position of scanning line coincides with their own vertical display start position.

Example 1 :	In the case of writing the data into OSD registers, setting RGWR register to "1" and
	checking RGWR flag

		neeking Kattin nag		
	Writing	y the data into OSD regi	ters	
	LD SET	↓ A, (TEMP_ORDON) A.2	; Se	t bit 2 of work-area to "1"
	LD LD	HL, ORDON (HL), A	; Se	t RGWR register to "1" (Request data transfer)
	NOP NOP NOP		; In:	sert 3 instruction cycles
CHECK_RGWR	_FLAG: TEST JR	(HL).2 F,CHECK_RGWR_FLAG	; Cł	neck RGWR flag until RGWR flag is "0"
Example		n the case of checking R egister to "1"	GWR	flag, writing the data into OSD registers, and writing RGWR
CHECK_RGWR		HL, ORDON		
	TEST JR	(HL).2 F,CHECK_RGWR_FLAG ↓	; Cr	necking RGWR flag until RGWR flag is "0"
	Writing	the data into OSD regi	ters	
	LD SET	↓ A, (TEMP_ORDON) A.2	; Se	t bit 2 of work-area to "1"
	LD LD	HL, ORDON (HL), A	; Se	t RGWR register to "1" (Request data transfer)
	NOP NOP NOP		; In:	sert 3 instruction cycles

The timing chart of transferring the contents of OSD registers into OSD circuit is shown as follows;

1. In the case of setting RGWR register to "1" during the position of the scanning line is in no display area (except any lines specified as display off by CSn).

The contents of OSD registers are transferred into OSD circuit when the position of the scanning line is at the falling edge of HD signal.



 In the case of setting RGWR register to "1" during the position of the scanning line is in display area (including any lines specified as display off by CSn). The contents of OSD registers are transferred into OSD circuit when the position of the scanning line is at the falling edge of HD signal of finishing the display line.



For registers (DMA8 to DMA0, CRA7 to CAR0, RDT, GDT, BDT, BLF, RBF, RVF, MBK) used for updating the display memory, P67DS to P64DS, YBLCS, BKMF, RBMF, ESMZ, VDSMD, FORS and RGWR, the data become valid as soon as they are written.

Written data transfer register (1 bit) ... RGWR (bit 2 in ORDON)

"0" ··· Initial state

"1" ... Transfer written data to OSD circuit. (After transfer, RGWR register and RGWR flag are automatically cleared to "0".)

Written data transfer monitor flag (1 bit) ···· RGWR (bit 2 in ORDON)

- "0" ··· Transfer completed.
- "1" ··· During transfer

(20)	Display on / off
	This function is used to display characters specified for on / off display.
	Display on / off specification unit : Display page Display on / off specification register (1 bit) … EDISP (bit 0 in ORDON) "0" … Disable display "1" … Enable display
	Note: Do not start STOP mode during display is enable.
(21) \	Nindow function
١	This function is used to set upper and lower limit of display page. Window upper limit is specified by NVSH (ORWVSH). Window lower limit is specified by WVSL (ORWVSL). This function is enabled by setting EWDW (bit 1 in ORDON) in the OSD control register to 1.
	Window specification unit: Display page
	Window function enable specification register (1 bit) ···· EWDW (bit 1 in ORDON) "0" ··· Disable window function
	"1" ··· Enable window function
	Window upper limit specification register (8 bits) ···· WVSH7 to 0 (ORWVSH) Window lower limit specification register (8 bits) ··· WVSL7 to 0 (ORWVSL) Window upper and lower limit position ··· When VDSMD is "0" (Normal mode) : WVSH = (WVSH7 to WVSH0) H × 2THD WVSL = (WVSL7 to WVSL0) H × 2THD WVSL = (WVSL7 to WVSL0) H × 2THD When VDSMD is "1" (Double scan mode) :
	WVSH = (WVSH7 to WVSH0) $_{H} \times 4T_{HD}$ WVSL = (WVSL7 to WVSL0) $_{H} \times 4T_{HD}$





(22) OSD control registers

Can not access all OSD control registers in any of read-modify-write instructions such as bit operation, etc.



(n = 1 to 8)

OREFR (0F90 _H)	7	6	5	4	3	2	1	0			
(01 30H)	EFR8	EFR7	EFR6	EFR5	EFR4	EFR3	EFR2	EFR1	(Initial value		
	EFRn		Fringi	ng enal	ble spe	cificatio	on regi	ster	0 : Disable fringing 1 : Enable fringing	Write only	
										(n = 1 to 8	
	Note:	dots v displa	when it ay start	s chara t positi	ctersiz on is s	e is sm pecifie	all) ind	epender o space	n, its vertical size is increased by one nt of its character font. Therefore, w between the lines, the display i	hen a vertica	
DRP6DS 0F91 _H)	7	6	5	4	3	2	1	0			
01 9 1 H)	P67DS	P66DS	P65DS	P64DS					(Initial value 0000 ****)		
	P67DS P64DS		Р6 ро	rt outpu	ut selec	t			0 : Port contents output 1 : R, G, B, Y/BL signal output	Write only	
	7	6	5	4	3	2	1	0			
DRWVSH 0F92 _H)	WVSH7	WVSH6	WVSH5	WVSH4	WVSH3	WVSH2	WVSH1	WVSH0	(Initial value 0000 0000)		
	WVSH	17 to 0 Window upper limit position (WVSL>WV					on (WV	SH≧ 1)	Write only		
	7	6	5	4	3	2	1	0			
DRWVSL 0F93 _H)	WVSL7	WVSL6	WVSL5	WVSL4	WVSL3	WVSL2	WVSL1	WVSL0	(Initial value 0000 0000)		
,	WVSL	WVSL7 to 0 Window lower limit position (WVSL>WV				SH≧ 1)	Write only				
	7	6	5	4	3	2	1	0		·	
ОRBK 0F94 _H)	EBKGD	EXBL	r	GBDT	r	RFDT	GFDT	BFDT	(Initial value 0000 0000)		
	EBKGI	C	Background function enable specification register						0 : Disable background 1 : Enable background		
	EXBL		Full-raster blanking enable specification register					cation	0 : Disable full-raster blanking 1 : Enable full-raster blanking		
	RBDT GBDT BBDT	BDT / Background color select					000 : Black 001 : Blue 010 : Green 011 : Cyan 100 : Red 101 : Magenta 110 : Yellow 111 : White	Write only			
	RFDT / GFDT / BFDT		Fringing color select						000 : Black 001 : Blue 010 : Green 011 : Cyan 100 : Red 101 : Magenta 110 : Yellow 111 : White		

	7	6	54	3	2	1	0			
ORIRC (0F95 _H)	BLIV	YIV	RGBIV SVI	>	IS	DC		(Initial value 0000 0000)		
(0, 558)	BLIV		BL output polarity select					0 : Active high 1 : Active low		
	YIV		Y output p	olarity se	lect			0 : Active high 1 : Active low		
	RGBIV		R, G, B out	out polar	ity sele	ct		0 : Active high 1 : Active low	Write only	
	SVD		Interrupt s	ource sel	ect			0: Interrpt request by ISDC value 1: Interrupt request at falling edge of VD signal	,	
	ISDC		Interrupt g	Interrupt generation line select						
ORIRC (0F95 _H)	7 ;	6	5 4	3	2	1	0			
(0.954)					, DO	CTR		(Initial value **** 0000)		
	DCTR	ł	Display lin	e counter					Read only	
			lisplay line o cified.	ounter a	lso incr	ement	s when a	line with all blank data or a line with	n display off	
	7	6	54	3	2	1	0			
ORETC (0F96 _H)	YBLCS B	KMF	RBMF ESN	z vdsmd	"0"	МВК	DMA8	(Initial value 0000 0000)		
	YBLCS		Y/BL signal select					0 : Y signal output 1 : BL signal output		
	BKMF		Blinking master enable specification register					0: Disable blinking 1: Enable blinking		
	RBMF		Reverse blinking master enable specification register					0: Disable reverse blinking 1: Enable reverse blinking		
	ESMZ		Smoothing	enable s	pecifica	ation r	egister	0: Disable smoothing 1: Enable Smoothing	Write	
	VDSMD		Double sca	n mode s	elect			0 : Normal mode 1 : Double scan mode	only	
	МВК		Display memory bank switching					 0: Access to either character code or character display options 1: Access to Both character code and character display options 		
	DMA8		Display me			it 8)				
	Note2: I	t is n	"0" to bit 2 necessary to nwriting dis	write all	bits of	[:] displa d repea	y memo at this sec	ry address, writing DMA8 after DMA quence.	7 to DMA0,	
	7	6	54	3	2	1	0			
ORDMA (0F97 _H)	DMA7 DI	VIA6	DMA5 DM	4 DMA3	DMA2	DMA	1 DMA0	(Initial value 0000 0000)		
Υ Π ^ρ	DMA7 t	to 0 Display memory address							Write only	
			ecessary to writing dis					ry address, writing DMA8 after DMA	7 to DMA0,	
	7	6	5 4	3	2	1	0	uence.		
ORDSN (0F98 _H)			RBF RV	F BLF	RDT	GDT	BDT	(Initial value **** ****)		
(01 30 _H)	RBF		Reverse bli register	nking en	able sp	ecifica	tion	0 : Disable reverse blinking 1 : Enable reverse blinking		
	RVF		Reverse en	able spec	ificatio	on regis	ster	0 : Disable reverse 1 : Enable reverse		
	BLF		Blinking enable specification register					0 : Disable blinking 1 : Enable blinking		
	RDT/ GDT/ BDT		Character color select					000 : Black 001 : Blue 010 : Green 011 : Cyan 100 : Red 101 : Magenta 110 : Yellow 111 : White	Write only	



Note4 : Write "1" to bit 3 of ORDON when writing to ORDON.

Note5 : Do not clear RGWR register to "0". If RGWR register is cleared to "0", the contents of OSD control registers may be transferred to OSD circuit at unexpected timing.

ORDON (0F9A_H)

76	5	4	3	2	1	0		
		FORS		RGWR	EWDW	EDISP	(Initial value ***0 *000)	
FORS	S fosc frequency select status					0 : Normal frequency mode 1 : Double frequency mode		
RGWR	Writt	Written data transfer monitor flag					0 : Transfer completed 1 : During transfer	Read only
EWDW	Window function enable specification status			v function enable specification 0 : Disable window function 1 : Enable window function			0 : Disable window function 1 : Enable window function	Read only
EDISP	Displa	status Display on/off specification status			0 : Disable display 1 : Enable display			

2.14 Jitter Elimination Circuit

The 87CH38/K38 have a jitter elimination circuit which can display stably without moving up and down in an interlace TV, even if a vertical synchronous signal input at the on-screen display is disarranged.

2.14.1 Configuration



Figure 2-77. Jitter elimination circuit

2.14.2 Control

Jitter elimination circuit is controlled by the jitter elimination control register (JECR).



Figure 2-77. Jitter elimination control register

2.14.3 Functions

Jitter elimination circuit detects the different phase between the falling edge of the external \overline{VD} signal and \overline{HD} signal. When \overline{VD} signal is falling within \overline{HD} signal falling +/-1/4 \overline{HD} , the jitter is automatically eliminated and internal \overline{VD} signal is set to the stable location.

This function is enabled by setting JEEN (bit2 in JECR) in the jitter elimination control register to "1". CPU clock must be used at 8 MHz or 4 MHz at using the jitter elimination. JECKS (bit0 in JECR) must be set to "0" at 8 MHz, and "1" at 4 MHz.

Input / Output Circuitry

(1) Control pins

The input/output circuitries of the 87CH38/K38 control pins are shown below.

Control Pin	I/O	Input/Output Circuitry	Remarks
XIN XOUT	Input Output	Osc. enable	Resonator connecting pins (high-frequency) $R_f = 1.2 M\Omega$ (typ.) $R_O = 1.5 k\Omega$ (typ.)
RESET	1/0	Address-trap-reset Watchdog-timer-reset System-clock-reset	Sink open drain output Hysteresis input Pull-up resistor $R_{IN} = 220 k\Omega$ (typ.) $R = 1 k\Omega$ (typ.)
STOP / INT5	Input	P20 STOP/INT5	Hysteresis input R = 1 kΩ (typ.)
TEST	Input		Pull-down resistor R _{IN} = 70 kΩ (typ.) R = 1 kΩ (typ.)
OSC1 OSC2	Input Output	Osc. enable	Osc. connecting pin for on- screen display R _f = 1.2 MΩ (typ.) R _O = 1.5 kΩ (typ.)

(2) Input / output ports

The input / output circuitries of the 87CH38/K38 I/O ports are shown below.

I/O	Input / Output Circuitry	Remarks
	initial "Hi-Z"	Sink open drain output R = 1 k Ω (typ.)
I/O		
	initial "Hi-Z"	Sink open drain output Hysteresis input
I/O		R = 1 kΩ (typ.)
1/0		Tri-state I/O R = 1 kΩ (typ.)
0	disable >	ι - 1 κω2 (typ.)
	initial "Hi-Z"	Sink open drain output Hysteresis input
I/O		R = 1 kΩ (typ.)
	initial "Hi-Z"	Sink open drain output Hysteresis input
I/O		R = 1 kΩ (typ.)
	$\xrightarrow{\bullet}_{C_A} \bigoplus_{R_A}$	$R_{A} = 5 k\Omega (typ.)$ $C_{A} = 12 \text{ pF (typ.)}$
	initial "Hi-Z"CA QVDD	Sink open drain output Higi current output I _{OL} = 20mA (typ.)
I/O		
	disable > ^ O - < _ > R 	R = 1 kΩ (typ.) R _A = 5 kΩ (typ.) C _A = 12 pF (typ.)
	1/0 1/0 1/0	I/O initial "Hi-Z" I/O initial "Hi-Z"

Port	I/O	Input / Output Circuitry	Remarks
P62 to P63	I/O	initial "Hi-Z"	Sink open drain output High current output $I_{OL} = 20 \text{ mA(typ.)}$ R = 1 k Ω (typ.)
P70 P71	I/O	initial "Hi-Z"	Sink open drain output Hysteresis input R = 1 kΩ (typ.)

Electrical Characteristics

Parameter	Symbol	Pins	Ratings	Unit	
Supply Voltage	V _{DD}		– 0.3 to 6.5	v	
Input Voltage	V _{IN}		– 0.3 to V _{DD} + 0.3	v	
Output Voltage	V _{OUT1}		– 0.3 to V _{DD} + 0.3	v	
	I _{OUT1}	Ports P2, P3, P4, P5, P64 to P67, P7	3.2		
Output Current (Per 1 pin)	I _{OUT2}	Ports P60 to P63	30	- mA	
	Σl _{OUT1}	Ports P2, P3, P4, P5, P64 to P67, P7	120		
Output Current (Total)	ΣI_{OUT2}	Ports P60 to P63	120	- mA	
Power Dissipation [Topr = 70°C]	PD		600	mW	
Soldering Temperature (time)	Tsld		260 (10 s)	°c	
Storage Temperature	Tstg		– 55 to 125	°c	
Operating Temperature	Topr		– 30 to 70	°c	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

			1				
Parameter	Symbol	Pins	Conditions	Min	Max	Unit	
Supply Voltage			NORMAL mode				
	V _{DD}		IDLE mode	4.5	5.5	v	
			STOP mode	2.0			
	V _{IH1}	Except hysteresis input		V _{DD} × 0.70		.,	
Input High Voltage	V _{IH2}	Hysteresis input		V _{DD} × 0.75	V _{DD}	V	
	V _{IL1}	Except hysteresis input			V _{DD} × 0.30		
Input Low Voltage	V _{IL2}	Hysteresis input		0	V _{DD} × 0.25		
	fc	XIN, XOUT		4.0	8.0		
Clock Frequency			Normal frequency mode (FORS = 0, V _{DD} = 4.5 to 5.5 V)	4.0	f _{OSC} ≦ fc x 1.2≦8.0	MHz	
	fosc	OSC1, OSC2	Double frequency mode (FORS = 1, V _{DD} = 4.5 to 5.5 V)	2.0	f _{OSC} ≦ fc x 0.6≦4.0		

Recommended operating conditions $| (V_{SS} = 0 V, Topr = -30 to 70^{\circ}C)$

Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

Note 2: Clock Frequency fc; The condition of supply voltage range is the value in NORMAL and IDLE modes.

Note 3: When using test video signal circuit, high frequency must be 8 MHz.

Г

D.C. chara	acteristics	(V _{SS} = 0 V, T _{opr}	= – 30 to 70°C)					
Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit	
Hysteresis Voltage	V _{HS}	Hysteresis inputs		-	0.9	-	V	
	I _{IN1}	TEST	V _{DD} = 5.5 V, V _{IN} = 5.5 V / 0 V	-	-	± 2		
la suit Command	I _{IN2}	Open drain ports	V _{DD} = 5.5 V, V _{IN} = 5.5 V / 0 V	-	-	± 2		
Input Current	I _{IN3}	Tri-state ports	V _{DD} = 5.5 V, V _{IN} = 5.5 V / 0 V	-	-	± 2	μA	
	I _{IN4}	RESET, STOP	V _{DD} = 5.5 V, V _{IN} = 5.5 V / 0 V	-	-	± 2		
Input Resistance	R _{IN2}	RESET		100	220	450	kΩ	
Output Leakage	I _{LO1}	Sink open drain ports	V _{DD} = 5.5 V, V _{OUT} = 5.5 V	-	-	2	- μΑ	
Current	I _{LO2}	Tri-state ports	$V_{DD} = 5.5 V, V_{OUT} = 5.5 V / 0 V$	-	-	± 2		
Output High Voltage	V _{OH2}	Tri- state port	$V_{DD} = 4.5 V, I_{OH} = -0.7 mA$	4.1	-	-	V	
Output Low Voltage	V _{OL}	Except XOUT, OSC2 and ports P60 to P63	$V_{DD} = 4.5 V, I_{OL} = 1.6 mA$	-	-	0.4	v	
Output Low Current	I _{OL3}	Ports P60 to P63	$V_{DD} = 4.5 V, V_{OL} = 1.0 V$	-	20	-	mA	
Supply Current in NORMAL mode			$V_{DD} = 5.5 V$	-	14	17	mA	
Supply Current in IDLE mode]		fc = 8 MHz V _{IN} = 5.3 V / 0.2 V	-	7	10	mA	
Supply Current in STOP mode]		V _{DD} = 5.5 V V _{IN} = 5.3 V / 0.2 V	-	0.5	10	μΑ	

Note 1: Typical values show those at $T_{opr} = 25^{\circ}C$, $V_{DD} = 5 V$.

Note 2: Input Current I_{IN1} , I_{IN4} ; The current through pull-up or pull-down resistor is not included.

٦

Note3: Supply Current I_{DD}; The current (Typ. 0.5 mA) through ladder resistors of ADC is included in NORMAL mode and IDEL mode.

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
	V _{AREF}	supplied from V _{DD} pin.	-	V _{DD}	-	
Analog Reference Voltage	V _{ASS}	supplied from V _{SS} pin.	-	0	-	
Analog Reference Voltage Range $ riangle V_{AREF}$		$= V_{DD} - V_{SS}$	-	V _{DD}	-	
Analog Input Voltage	V _{AIN}		V _{SS}	-	V _{DD}	
Nonlinearity Error			-	-	± 1	
zero Point Error			_	-	± 2	LSB
Full Scale Error		$V_{DD} = 4.5 V \text{ to } 5.5 V$	_	-	± 2	
Total Error			_	-	± 3	

A.C. characteristics		$(V_{SS} = 0 V, V_{DD} = 4.5 \text{ to } 5.5 V, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$						
Parameter	Symbol	Conditions	Min	Тур.	Max	Unit		
Machine Cycle Time	tcy	In NORMAL mode	0.5	_	1.0	μs		
Machine Cycle Time	icy	In IDLE mode	0.5					
High-Level Clock Pulse Width	t _{WCH}	For external clock operation	62.5	-				
Low-Level Clock Pulse Width	t _{WCL}	(XIN input) , fc = 8 MHz	02.5			ns		

Recommended oscillating condition | (V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, T_{opr} = -30 to 70°C)

Darameter	Quillater	-	Recommended	Recommended Conditions		
Parameter	Oscillator	Frequency	Frequency Oscillator		C ₂	
	Ceramic Resonator	8 MHz	KYOCERA KBR8.0M	30 pF	30 pF	
		4 MHz	KYOCERA KBR4.0MS		50 pr	
High-frequency Oscillation Crystal Oscillator		4 101112	MURATA CSA4.00MG			
		8 MHz	TOYOCOM 210B 8.0000			
	Crystal Oscillator	4 MHz	TOYOCOM 204B 4.0000	20 pF	20 pF	
OSD	LC Resonator	8 MHz	TOKO A285TNIS-11695 (5 mm)			
		7 MHz	TOKO TBEKSES-30375FBY		_	





Note : On our OSD circuit, the horizontal display start position is determined by counting the clock from LC oscillator. So, the unstable start of oscillation after the rising edge of Horizontal Sync. Signal will be cause the OSD distortion. Generally, smaller C and larger L make clearer wave form at the beginning of oscillation. We recommend that the value of LC oscillator should be equal and bigger than 33µH.

Note: To keep reliable operation, shield the device electrically with the metal plate on its package mold surface against the high electric field, for example, by CRT (Cathode Ray Tube).

OTD/Emulator

Notice when developing a program of TMP87CH38/K38

When developing a program of 87CH38/K38 by using an OTP (87PS38) and an emulator (BM87CS38N0A), it is necessary to take notice as follows for emulating the operation of 87CH38/K38 with them.

On-Screen-Display Circuit

 Setting ORVFn (Vertical Display Start Position) of line 9 to line 12 Set "FF_H" into ORVS9 to ORVF12. If these registers are set other value or have an initial value, cannot emulate the operation of 87CH38/K38 with an OTP and an emulator.

									OTP/Emulator
ORVS9 (0F89 _H)	V\$97	VS96	V S9 5	VS94	V\$93	VS92	VS91	V S9 0	Initial value (0000 0000)
(0103H)					•				
ORVS12 (0F8C _H)	VS127	VS126	VS125	VS124	VS123	VS122	VS121	VS120	(0000 0000)

87CH38/K38 does not have ORVF9 to ORVF12. But the operation of OSD interrupt is similar with setting "FF_H" into ORVF9 to ORVF12.

(2) Setting CSn (Character size and display on/off) of line 9 to line 12 Set "00_H" (Initial value) into ORCS12. If these registers are set other value, cannot emulate the operation of 87CH38/K38 with an OTP and an emulator.

					— Initial value
ORCS12 (0F8F _H)	CS12	CS11	CS10	CS9	(0000 0000)

(3) Setting EFRn (Fringing Specification) of line 9 to line 12 Set "0" (Initial value) into ORP6DS (EFR12 to EFR9). If these registers are set other value, cannot emulate the operation of 87CH38/K38 with an OTP and an emulator.

					¥	¥	¥	¥	OTP/Emulator
ORP6DS (0F91 _H)	(P67DS)	(P66DS)	(P65DS)	(P64DS)	EFR12	EFR11	EFR10	EFR9	(0000 0000)

ROM Correction Circuit

RAM area which is used for ROM correction circuit in 87CH38/K38 can use address from 0140H to 023FH, but RAM area which is used for ROM correction circuit in OTP (87PS38) can use address from 0240H to 083FH. Therefore, when using ROM correction circuit in 87CH38/K38, load address for patch program codes and jump vector must be changed after debugging a program by OTP.

Note : Development tool does not have a ROM correction circuit.