



N-CHANNEL SILICON GATE MOS

16,384 BIT ROM WITH I/O PORTS

TECHNICAL DATA

#### GENERAL DESCRIPTION

The TMP8355P is a ROM and I/O chip to be used in the TLCS-85A microcomputer system. The ROM portion is organized as 2,048 words by 8 bits. The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

## FEATURES

- · 2048 words x 8 bits ROM
- Single + 5V Power Supply
- Internal Address Latch
- · 2 General Purpose 8-Bit I/O Ports
- · Access Time : 400 ns (MAX.)
- · Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- · 40 pin DIP
- · Compatible with Inptel's 8355







#### PIN NAMES AND PIN DESCRIPTION

#### ALE (INPUT)

When Address Latch Enable goes high,  $AD_{0-7}$ , IO/M,  $A_{8-10}$ ,  $CE_2$ , and  $\overline{CE}_1$ , enter the address latches. The signals ( $AD_{0-7}$ , IO/M,  $A_{8-10}$ ,  $CE_2$ ,  $\overline{CE}_1$ ) are latched in at the trailing edge of ALE.

## AD<sub>0-7</sub> (INPUT/OUTPUT, 3-STATE)

Bi-directional Address/Data bus. The lower 8-bits of the ROM or I/O address are applied to the bus lines when ALE is high. During an I/O cycle, Port A or B are selected based on the latched value of  $AD_0$ . If RD or  $\overline{IOR}$  is low when the latched Chip Enables are active, the output buffers present data on the bus.

### A<sub>8-10</sub> (INPUT)

These are the high order bits of the ROM address. They do not affect  $\mathrm{I}/\mathrm{O}$  operations.

#### CE1, CE2 (INPUT)

CHIP ENABLE INPUTS:  $\overline{CE}_1$  is active low and  $CE_2$  is active high. Both chip enables must be active to permit accessing the ROM.

#### IO/M (INPUT)

If the latched  $\rm IO/\overline{M}$  is high when  $\rm \overline{RD}$  is low, the output data comes from an I/O port. If it is low the output data comes from the ROM.  $\cdot$ 

## RD (INPUT)

If the latched Chip Enables are active when  $\overline{\text{RD}}$  goes low, the  $\text{AD}_{0-7}$  output buffers are enabled and output either the selected ROM location or I/O port. When both  $\overline{\text{RD}}$  and  $\overline{\text{TOR}}$  are high, the  $\text{AD}_{0-7}$  output buffers are 3-stated.

#### IOW (INPUT)

If the latched Chip Enables are active, a low on  $\overline{\rm 10W}$  causes the output port pointed to by the latched value of  $\rm AD_0$  to be written with the data on  $\rm AD_{0-7}$ . The state of  $\rm I0/M$  is ignored.

#### CLK (INPUT)

The CLK is used to force the READY into its high state after it has been forced low by  $\overline{\text{CE}}_1$  10W, CE<sub>2</sub> high, and ALE high.





#### READY (OUTPUT, 3-STATE)

READY is a 3-state output controlled by  $\overline{\text{CE}}_1$ ,  $\text{CE}_2$ , ALE and CLK. READY is forced low when the Chip Enables are active during the time ALE is high, and remains low until the rising edge of the next CLK.

## PA0 - PA7 (INPUT/OUTPUT, 3-STATE)

These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enables are active, and  $\overline{\text{IOW}}$  is low and a O was previously latched from AD<sub>0</sub>.

Read operation is selected by either  $\overline{\text{IOR}}$  low, active Chip Enables and AD<sub>0</sub> low, or IO/M high, RD low, active Chip Enables, and AD<sub>0</sub> low.

## PB0 - PB7 (INPUT/OUTPUT, 3-STATE)

This general purpose I/O port is identical to Port A except that it is selected by a 1 latched from  $\mathrm{AD}_{\Omega}.$ 

#### RESET (INPUT)

In normal operation, an input high on RESET causes all pins in Ports A and B to assume input mode (clear DDR register).

## IOR (INPUT)

When the Chip Enables are active, a low on  $\overline{\text{IOR}}$  will output the selected I/O port onto the AD bus.  $\overline{\text{IOR}}$  low performs the same function as the combination of IO/M high and  $\overline{\text{RD}}$  low. When  $\overline{\text{IOR}}$  is not used in a system,  $\overline{\text{IOR}}$  should be tied to  $V_{\text{CC}}$  "1".

#### V<sub>CC</sub> (POWER)

+5 volt supply.

V<sub>SS</sub> (POWER)

Ground Reference



TMP8355P

# Ioshiba 東芝

#### TECHNICAL DATA

#### FUNCTIONAL DESCRIPTION

#### ROM SECTION

The TMP8355P contains an 8-bit address latch which allows it to interface cirectly to TLCS-85A microcomputer system without additional hardware. The ROM portion of the chip is addressed by the ll-bit address (A8-10, AD<sub>0-7</sub>) and CE. The address,  $IO/\overline{M}$ , CE<sub>2</sub> and  $\overline{CE}_1$  are latched into the address latches on falling edge of ALE. If the Chip Enables (CE<sub>2</sub> and  $\overline{CE}_1$ ) are active and  $IO/\overline{M}$  is low when  $\overline{RD}$  goes low, the contents of the ROM location addressed by the latched address are put out on the AD<sub>0-7</sub> lines.

#### I/O SECTION

The I/O port portion consits of two 8-bit I/O ports and two 8-bit Data Direction Registers (DDR). The I/O portion of the chip is addressed by the latched value of  $AD_0$  and  $AD_1$ . Contents of Port A and Port B can be read and written, but the contents of DDR's cannot be read. The contents of the selected I/O port can be read out when the latched Chip Enable are active and either  $\overline{\text{RD}}$  goes low with IO/M high, or  $\overline{\text{IOR}}$  goes low. The two 8-bit DDR's (DDRA and DDRB) are used to determine the input/output status of each pin in the corresponding port.

A 'O' specifies an input mode and a 'l' specifies an output mode. The two 8-bit DDR's are cleared by RESET signal. The table 1 summarize Port and DDR designation.

AD1	AD <sub>0</sub>	Selection		
0	0	Port A		
0	1	Port B		
1	0	Port A Data Direction Register (DDR A)		
1	1	Port B Data Direction Register (DDR B)		

TABLE 1, SELECTION OF PORT AND DDR DESIGNATION



TMP8355P

•

TECHNICAL DATA

## ABSOLUTE MAXIMUM RATINGS

Symbol	Item	Rating		
v <sub>cc</sub>	$V_{CC}$ Supply Voltage with Respect to VSS	-0.5V to 7.0V		
VIN	Input Voltage with Respect to $V_{\mathrm{SS}}$	-0.5V to 7.0V		
V <sub>OUT</sub>	Output Voltage with Respect to $V_{ m SS}$	-0.5V to 7.0V		
P <sub>D</sub>	Power Dissipation	1.5W		
TSOLDER	Soldering Temperature (Soldering Time 10sec.)	260°C		
TSTG	Storage Temperature	-55°Cto+150°C		
T <sub>OPR</sub>	Operating Temperature	0°Cto+70°C		

## D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to 70°C,  $V_{CC} = 5V + 5\%$ 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
VIL	Input Low Voltage		-0.5		0.8	v
VIH	Input High Voltage		2.0		V <sub>CC</sub> +0.5	V
VOL	Output Low Voltage	$I_{OL} = 2mA$			0.45	V
v <sub>oh</sub>	Output High Voltage	$I_{OH} = -400 \mu A$	2.4			V
IIL	Input Leakage Current	$V_{IN} = V_{CC}$ to $0V$			± 10	μA
ILO	Output Leakage Current	$0.45 \le \text{Vout} \le \text{V}_{CC}$			± 10	μA
ICC	V <sub>CC</sub> Supply Current				180	mA





TECHNICAL DATA

# A.C. CHARACTERISTICS

 $T_{\rm A}$  = 0°C to 70°C,  $V_{\rm CC}$  = 5V  $\pm$  5%

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
t <sub>CYC</sub>	Clock Cycle Time		320			ns
tL	CLK Low Width		80			ns
t <sub>H</sub>	CLK High Width		120			ns
t <sub>r</sub> ,t <sub>f</sub>	CLK Rise and Fall Time				30	ns
t <sub>AL</sub>	Address to Latch Set Up Time		50			ns
t <sub>LA</sub>	Address Hold Time after Latch		80			ns
t <sub>LC</sub>	Latch to READ/WRITE Control		100			ns
t <sub>RD</sub>	Valid Data Out Delay from	150pF			170	ns
	READ Control					
t <sub>AD</sub>	Address Stable to Data Out Valid	Load			400	ns
t <sub>LL</sub>	Latch Enable Width		100			ns
t <sub>RDF</sub>	Data Bus Float after READ		0		100	ns
t <sub>CL</sub>	READ/WRITE Control to Latch Enable		20			ns
t <sub>CC</sub>	READ/WRITE Control Width		250			ns
t <sub>DW</sub>	Data In to WRITE Set Up Time		150			ns
t <sub>WD</sub>	Data In Hold Time after WRITE		10			ns
t <sub>WP</sub>	WRITE to Port Output				400	ns
t <sub>PR</sub>	Port Input Set Up Time		50			ns
t <sub>RP</sub>	Port Input Hold Time		50			ns
t <sub>RYH</sub>	READY Hold Time		0		160	ns
t <sub>ARY</sub>	ADDRESS (CE) to READY				160	ns
t <sub>RV</sub>	Recovery Time between Controls		300			ns
t <sub>RDE</sub>	Data Out Delay from READ Controls		10			ns
t <sub>LCK</sub>	ALE Low during CLK High		100			ns



TMP8355P



FIGURE 3 PROM READ, I/O READ, AND WRITE TIMING



FIGURE 4 CLOCK SPECIFICATION FOR TMP8355P



TMP8355P

東芝

TECHNICAL DATA





A. INPUT MODE





FIGURE 6 I/O PORT TIMING



TECHNICAL DATA

PROGRAM TAPE FORMAT

TMP8355P programs are delivered in the form of punched paper tape or the 8755A from which to copy. In case of the 8755A, Toshiba needs two pieces.



TMP8355P



TECHNICAL DATA

## OUTLINE DRAWING

40 Pins Plastic Package





Note: 1. This dimension shows the center of curvature of leads.

- 2. This dimension shows spread of leads.
- 3. All dimensions are in millimeters.