

CMOS 4-BIT MICROCONTROLLER

TMP47C670N, TMP47C870N


The 47C670/870 is the high-speed and high-performance 4-bit single chip microcomputer, with built-in VFT (Vacuum Fluorescent Tube Display) driver and 14 bit D/A converter (Pulse width modulation) output.

PART No.	ROM	RAM	PACKAGE	OTP version	PIGGY BACK
TMP47C670N	6144 × 8-bit	384 × 4-bit	SDIP64	TMP47P870N	TMP47C070E
TMP47C870N	8192 × 8-bit	512 × 4-bit			

FEATURES


- ◆ 4-bit Single chip microcomputer
- ◆ Instruction execution time :
 - 1.33μs (at 6MHz), 244μs (at 32.8KHz)
- ◆ 92 basic instructions
 - Table look-up instructions
 - 5-bit to 8-bit data conversion instruction
- ◆ Subroutine nesting : 15 levels max
- ◆ 6 interrupt source (External : 2, Internal : 4)
 - All source have independent latch each, and multiple interrupt control is available.
- ◆ I/O port (53 pins)
 - Input 2 ports 5 pins
 - Output 5 ports 17 pins
 - I/O 8 ports 31 pins
- ◆ Interval Timer
- ◆ Two 12 bit Timer/Counters
 - Timer, event counter, and pulse width measurement mode
- ◆ Watch dog timer
- ◆ Serial Interface with 8-bit buffer
 - Simultaneous transmission and reception capability
 - External/internal clock, leading/trailing edge, and 4/8-bit mode
- ◆ 4-bit A/D converter input 4 channels
- ◆ D/A converter (pulse width modulation)
 - output 14-bit resolution (1 channel)
- ◆ VFT drive circuit (automatic display)
 - High voltage output ports (42V max × 28-bit)
- ◆ Key scan control
 - Key matrix constructed by segment outputs.
- ◆ Remote control signal pre-processing capability
- ◆ High current outputs
 - LED direct drive capability (typ. 20mA × 8 bits)
- ◆ Dual clock operation
 - Normal operation/Low power operation
- ◆ Hold function
 - Battery/Capacitor back-up
- ◆ Real Time Emulator : BM47C870A

SDIP64




TMP47C670N
TMP47C870N
TMP47P870N

SDIC64




TMP47C070E

PIN ASSIGNMENT (TOP VIEW)



BLOCK DIAGRAM



PIN FUNCTIONS

PIN NAME	Input/Output	FUNCTIONS	
K03 (CIN3) ~ K00 (CIN0)	Input	4-bit input port	A/D converter (comparator) input
P00 (P _{WM})	Output (Output)	1-bit Output port with latch.	D/A converter (pulse width modulation) output
P13 ~ P10	Output	4-bit Output port with latch. 8-bit data are output by the 5-bit to 8-bit data conversion instruction.	
P23 ~ P20			
R63 ~ R60	I/O	4-bit I/O port with latch. When used as input port, the latch must be set to "1".	
R73 (XTOUT)	I/O (Output)	4-bit I/O port with latch.	Resonator connecting pin (Low Frequency). For interrupting external clock, XTIN is used and XTOUT is opened.
R72 (XTIN)	I/O (Input)	When used as input port, watchdog timer output, the latch must be set to "1".	
R71 (W _{TO})	I/O (Output)	Set to Dual-clock operation mode, when R73, R72 pin use as clock generator.	Watch dog timer output
R70	I/O		
R83 (T1)	I/O (Input)	4-bit I/O port with latch.	Timer/counter 1 external input
R82 (INT1)		When used as input port, external interrupt input pin, or timer/counter external input pin, the latch must be set to "1".	External interrupt 1 input
R81 (T2)			Timer/counter 2 external input
R80 (INT2)			External interrupt 2 input or Remote control signal input
R92 (S _{CK})	I/O (I/O)	3-bit I/O port with latch.	Serial clock I/O
R91 (SO)	I/O (Output)	When used as input port or serial port, the latch must be set to "1".	Serial data output
R90 (SI)	I/O (Input)		Srerial data input
G3 (S15) ~ G0 (S12)	Output (Output)	VFT digit output	VFT segment output
P43 (S7) ~ P40 (S4)		4-bit high breakdown voltage output port with latch.	
PC3 (S3) ~ PC0 (S0)	I/O (Output)	4-bit high breakdown voltage port with latch.	VFT digit output
R53 (S11) ~ R50 (S8)			
R33 (G12) ~ R30 (G15)			
RA3 (G8) ~ RA0 (G11)			
RB3 (G4) ~ RB0 (G7)			
XIN	Input	Resonator connecting pin (High Frequency).	
XOUT	Output	For inputting external clock, XIN is used and XOUT is opened.	
R _{RESET}	Input	Reset signal input	
H _{OLD} (K _{EO})	Input	Hold request /release signal input	Sense input
TEST	Input	Test pin for out-going test. Be opened or fixed to low level.	
VDD	Power supply	+ 5V	
VSS		0V (GND)	
VKK		Power supply terminal for VFT drive.	

OPERATIONAL DESCRIPTION

Concerning the 47C670/870 the configuration and functions of hardwares are described.

As the description has been provided with priority on those parts differing from the 47C660/860, the technical data sheets for the 47C660/860 shall also be referred to.

1. SYSTEM CONFIGURATION

- (1) I/O Port
- (2) VFT drive circuit
- (3) A/D Conversion (comparator) input circuit
- (4) D/A Converter (pulse width modulation) output circuit

2. PERIPHERAL HARDWARE FUNCTION

2.1 I/O Ports

47C670/870 have 15 I/O ports (53 pins) each as follows :

- | | | |
|--------------|---|--|
| ① K0 | ; | 4-bit input (shared with comparator inputs) |
| ② P0 | ; | 1-bit output (shared with pulse width modulation output) |
| ③ P1, P2 | ; | 4-bit output |
| ④ R6 | ; | 4-bit input/output |
| ⑤ R7 | ; | 4-bit input/output (shared with the low-frequency resonator connection pins and the watchdog timer output) |
| ⑥ R8 | ; | 4-bit input/output (shared with external interrupt request input and timer/counter input) |
| ⑦ R9 | ; | 3-bit input/output (shared with serial ports) |
| ⑧ P4, PC | ; | 4-bit output (shared with segment outputs) |
| ⑨ R5 | ; | 4-bit input/output (shared with segment outputs) |
| ⑩ R3, RA, RB | ; | 4-bit input/output (shared with digit outputs) |
| ⑪ KE | ; | 1-bit sense input (shared with hold request/release signal input) |

As the description has been provide with priority on ports (①, ② and ⑧~⑩) changed from 47C660/860. Table 2-1 lists the port address assignments and the I/O instructions that can access the ports.

2.1.1 I/O port

(1) K0 (K03~K00) PORT

The 4-bit input port. Port K0 is shared with the A/D converter (comparator) input. The K0 port input selector (OP13) determines whether this port is to be used for digital or comparator input. The most significant bit of the K0 port input selector is set to "1" for digital input and to "0" for comparator input. The K0 port input selector is initialized to "0" during reset.

K0 port (Port address IP00)

3	2	1	0
K03 (CIN3)	K02 (CIN2)	K01 (CIN1)	K00 (CIN0)




Figure 2-1. K0 port

(2) P0 (P00) port

The 1-bit output with a latch. The P00 pin is also used for pulse width modulation ($\overline{PWM}$) output. When this pin is used for ($\overline{PWM}$) output, the latch should be set to "1". When using P00 as the output-pin, the $\overline{PWM}$ output should be set to "H" level (the PWM data latch is set to "0"). The P00 output latch is initialized to "1" during reset.




Figure 2-2. P0 port

(3) P4 (P43~P40), PC (PC3~PC0) port

The 4-bit high breakdown voltage output ports with latch, which can directly drive Vacuum Fluorescent Tubes (VFT). Latch data can be read by input instructions. The latch is initialized to "0" during reset. Port P4, PC are shared with the Segment output. When these pins are used for segment output, the latch should be cleared to "0". The VFT display should be set to blanking mode, however, when these ports are used for normal output (when display is enabled, access by instruction is not possible).

Each set, clear and test bit of ports P4, R5, R6 and R7 can be operated using the L-register indirect addressing bit manipulation instructions [SET @L], [CLR @L], [TEST @L] in accordance with the L-register contents.




Figure 2-3. P4, PC port

(4) R5 (R53~R50) port

The 4-bit high breakdown voltage I/O ports with latch, which can directly drive Vacuum Fluorescent Tubes (VFT). The latch should be cleared to "0" when used as an input port. The latch is initialized to "0" during reset. Port R5 is also used for segment output. The latch should be set to "0" for segment output. The VFT display should be set to blanking mode, however, when this port is used for normal output (when display is enabled, access by instruction is not possible). Pins which are not set for segment output can be used for normal I/O port. Each set, clear and test bit of ports R5, P4, R6 and R7 can be operated using the L-register indirect addressing bit manipulation instructions in accordance with the L-register contents.

(5) R3 (R33~R30), RA (RA3~RA0), RB (RB3~RB0) port

The 4-bit high breakdown voltage I/O ports with latch, which can directly drive Vacuum Fluorescent Tubes (VFT). The latch should be cleared to "0" when used as an input port. The latch is initialized to "0" during reset.

Ports R3, RA and RB are also used for digit output. The latch should be cleared to "0" for digit output.

Pins not connected to VFT can be used for normal I/O ports. However the port output instruction is effective even when VFT display is enabled. Consequently, caution must be exercised since the output data for the display is destroyed when an output instruction is sent to a pin being used for display.

R5 port (Port address OP05 / IP05)

3	2	1	0
R53 (S11)	R52 (S10)	R51 (S9)	R50 (S8)




Figure 2-4. R5 port

R3 port (Port address OP03 / IP03)

3	2	1	0
R33 (G12)	R32 (G13)	R31 (G14)	R30 (G15)

RA port (Port address OP0A / IP0A)

3	2	1	0
RA3 (G8)	RA2 (G9)	RA1 (G10)	RA0 (G11)

RB port (Port address OP0B / IP0B)

3	2	1	0
RB3 (G4)	RB2 (G5)	RB1 (G6)	RB0 (G7)




Figure 2-5. R3, RA, RB port

2.1.2 G/S port

The G/S port is a digit/segment output port for driving VFT. Output instructions for the G/S port are not possible. The display control and display mode setting command registers (OP1A, OP1B) determine whether this port is used for segment output or digit output. The latch is initialized to "0" during reset.

G/S port

3	2	1	0
G3 (S15)	G2 (S14)	G1 (S13)	G0 (S12)




Figure 2-6. G/S port

2.1.3 VFT drive power supply (VKK)

The 28 pins of the R3, P4, R5, RA, RB, PC and G/S ports are P-channel open drain construction with pulldown resistor. Each pin is connected to a VKK pin via a pulldown resistor (TYP. 80kΩ). Thus, Vacuum Fluorescent Tubes (VFT) can be driven by applying a negative (–) voltage (– 35V max) to the VKK pin, without using external resistor.

Port Address (**)	Port		Input/Output instruction						
	Input (IP**)	Output (OP**)	IN %p, A IN %p.@HL	OUT A, %p OUT @HL,%p	OUT #k, %p	OUTB @HL	SET %p, b CLR %p, b	TEST %p, b TESTP %p, b	SET @L CLR @L TEST @L
00H	K0 input port (A/D converter input)	P0 output port (D/A converter output) (Note 2)	○	○	○	-	-	○	-
01	P1 output latch	P1 output port	○	○	○	○ (Note 3)	○	○	-
02	P2 output latch	P2 output port	○	○	○	○	○	○	-
03	R3 input port	R3 output port	○	○	○	-	○	○	-
04	P4 output latch	P4 output port	○	○	○	-	○	○	○
05	R5 input port	R5 output port	○	○	○	-	○	○	○
06	R6 input port	R6 output port	○	○	○	-	○	○	○
07	R7 input port	R7 output port	○	○	○	-	○	○	○
08	R8 input port	R8 output port	○	○	○	-	○	○	○
09	R9 input port	R9 output port	○	○	○	-	○	○	-
0A	RA input port	RA output port	○	○	○	-	○	○	-
0B	RB input port	RB output port	○	○	○	-	○	○	-
0C	PC output latch	PC output port	○	○	○	-	○	○	-
0D	REMO-CON count value	REMO-CON offset value	○	○	○	-	○	○	-
0E	Status input (Note 4)	REMO-CON control	○	○	○	-	○	○	-
0F	Serial receive buffer	Serial transmit buffer	○	○	○	-	○	○	-
10H	Undefined	Hold operation mode control	-	○	-	-	-	-	-
11	Undefined	—	-	○	-	-	-	-	-
12	Undefined	A/D converter input control	-	○	-	-	-	-	-
13	Undefined	K0 port input selector	-	○	-	-	-	-	-
14	Undefined	—	-	○	-	-	-	-	-
15	Undefined	Watchdog timer control	-	○	-	-	-	-	-
16	Undefined	System clock control	-	○	-	-	-	-	-
17	Undefined	PWM buffer selector	-	○	-	-	-	-	-
18	Undefined	PWM transmission buffer	-	○	-	-	-	-	-
19	Undefined	Interval timer interrupt control	-	○	-	-	-	-	-
1A	VFT status input	VFT drive control	○	○	-	-	-	-	-
1B	Undefined	Setting of VFT display mode	-	○	-	-	-	-	-
1C	Undefined	Timer/counter 1 control	-	○	-	-	-	-	-
1D	Undefined	Timer/counter 2 control	-	○	-	-	-	-	-
1E	Undefined	Serial interface control 1	-	○	-	-	-	-	-
1F	Undefined	Serial interface control 2	-	○	-	-	-	-	-

Note 1 "—" means the reserved state. Unavailable for the user programs.

Note 2 As concerns the port address "00". In and TEST instructions operate port K0, and out instruction operates port P0.

Note 3 The 5-bit to 8-bit data conversion instruction [OUTB @HL], automatic access to ports P1 and P2.

Note 4 The status input of serial interface, clock generator, and HOLD (KE0) pin.

Table 2-1. Port Address Assignments and Available I/O Instructions

2.2 VFT driver

The 47C670/870 have the built-in high breakdown voltage output buffers that directly drive the Vacuum Fluorescent Tubes (VFT) and its control circuit.

2.2.1 VFT Drive Circuit Functions

- (1) Twenty-eight high breakdown voltage output buffers are built in.

• Digit output	12 (G4~G15)
• Segment output	12 (S0~S11)
• Digit/segment output	4 (G0/S12~G3/S15)

There is also the VKK pin used for the VFT drive power supply.
- (2) The dynamic lighting system makes it possible to select n segment $\times$ m digits by program.
 - $n = 1 \sim 12 + i$, $m = 1 \sim 16 - i$ ($i = 0 \sim 4$)
- (3) Pins not used for VFT drive can be used as general-purpose ports (excluding port G/S).
- (4) Display data are automatically transferred to the high breakdown voltage output buffer.
- (5) A dimmer function enables brightness level adjustment.
- (6) A key scan function makes it possible to utilize segment output pins for key strobe output.

2.2.2 Configuration of VFT driver

Figure 2-7 shows the configuration of the VFT driver.




Figure 2-7. VFT drive circuit


2.2.3 Control of VFT driver

The VFT driver is controlled by the command registers (OP1A, OP1B).

The display mode is set by OP1B after number of segment, number of digit and dimmer time are selected by the lower two bit of OP1A.


Also operation of VFT drive circuit can be monitored by the status register (IP1A).

Display control command register (Port address OP1A)




Display mode setting command register (Port address OP1B)


a. Sets number of segments



b. Sets number of digits



c. Sets dimmer time



Note. t_{SEG} : Normal 2 operation (interval timer input clock; fs) $2^3 / fs$ [sec]
 Normal 1 operation and Normal 2 operation (interval timer input clock; fc/2⁷) $2^{10} / fc$ [sec]

VFT driver status register (port address IP1A)




Figure 2-8. VFT driver command register, status register

(1) Display mode setting

The display mode setting command register (port address OP1B) is multiplexed for setting the 3 following display modes.

- ① Number of segments setting
- ② Number of digits setting
- ③ Dimmer time setting

Data written to DEC the display control command register (OP1A) determines which of (1) to (3) is to be set.

Example: Setting of the display mode to 8 segments, 8 digits, 14/16 t_{SEG}[sec], the key scan function is enabled and display starts.

```
LD      A, #0000B ; OP1B ← 0000B (8-segment to display mode is set)
OUT     A, %OP1B
LD      A, #0101B ; OP1A ← 0101B (OP1B is set to specify the number of digits)
OUT     A, %OP1A
LD      A, #0111B ; OP1B ← 0111B (8-digit display mode is set)
OUT     A, %OP1B
LD      A, #1000B ; OP1A ← 1000B (Key scan function is set and display start is
                    specified)
OUT     A, %OP1A
```

Figure 2-9 shows the pin assignments for the numbers of segments and digits.

If the number of segments is 12 (S0 to S11), the number of digits can be set to 16 (G0 to G15). If the number of segments is set to 13 to 16, the number of digits is 15 to 12.

When using the 16-segment display mode, the digits are output from G4.

Port G/S (digit/segment) automatically becomes either the segment output pin or digit output pin in accordance with the number of segments set.




Figure 2-9. Number of segments setting and the pin assignment

(2) Display data setting

Normally, the conversion of data to VFT display data is performed by instruction (mainly using ROM data reference instructions). Converted display data stored to the display data area are automatically transferred to the VFT drive circuit and output to the high breakdown voltage output buffer. Consequently, display patterns can be varied by merely changing the data in the display data area.

There is a one-to-one correspondence between the VFT segments (dots) and the bits stored to the display data area of the data memory. A segment lights when the corresponding bit is "1". Sections of the display data area of the data memory not being used for VFT data are used as normal data memory.

The display data area is normally located as RAM addresses shown in Figure 2-10 (b) but, only in the 8-segment display mode, the display data is concentrated as shown in Figure 2-10 (b) for more effective use of the RAM.




Figure 2-10. VFT display data area (DMB0)

2.2.4 Display operation

Requests for transfer of display data from the VFT drive circuit are sent to the CPU. After execution of an instruction is completed (after completion of timer/counter processing, or receiving of an interrupt), the CPU sends the segment data in the display data area to the driver, and this operation is performed in one instruction cycle. The display data area (DMB0) is accessed automatically even when DMB is held at "1". The data transfer cycle occurs while the VFT drive circuit is the operating status (BLK = 0). The data transfer cycle is inserted at a maximum frequency of once per $(2^8/f_c) \div (2^3/f_c)$ or once per $(2/f_s) \div (2^3/f_c)$ instruction cycle. During operation with $f_c = 4.19\text{MHz}$ and $f_s = 32.8\text{KHz}$, insertion is at the rate of once per cycle of 32 instructions. Figure 2-11 shows the VFT drive waveform.




Figure 2-11. VFT drive waveform (3-digit display)

2.2.5 Key scan function

During display, data output from the segment output pin by instruction is disabled by the hardware but use is possible for the key strobe.

If a program writes "1" to EKY of the display control command register, BLK for that register synchronized with an interval timer interrupt request is automatically set to "1" and the display is blanked. Segment output pins can be accessed by instructions during blanking; therefore, key scan is possible by entering the key scan program in the interval timer interrupt service routine.

When EKY is set to "1", however, blanking results when an interval timer interrupt request is generated even when, for example, the receiving of interrupts is disabled by the interrupt enable master F/F (EIF).

The interval timer interrupt frequency varies depending on the key reading speed required and the display quality but, normally, 512Hz or 128Hz (when $f_c = 4.19\text{MHz}$) is appropriate. Blanking continues until BLK is set to "0" by the interrupt service routine and the display is restarted with the next data transfer cycle after clearing.





Figure 2-12. Example of 32 keys Matrix Configuration



Note. In case of blanking time is set as 1-digit, clear BLK under less than $(14/16) \times t_{SEG} \div (23 / f_c)$ instruction cycle after the ITMR interrupt request.

Figure 2-13. Key scan timing

2.2.6 Port function

(1) High breakdown voltage buffer

When a Vacuum Fluorescent Tube is being driven, the port output latch is cleared to "0". The port output latch is initialized to "0" during reset (the G/S port cannot be accessed by instructions because it is the Vacuum fluorescent tube drive port).

When using as a normal input/output pin, caution is required because of being pulled down to the VKK pin voltage internally.

a. During output

The pins are brought to the VKK pin voltage by the built-in pulldown resistor for "L" level output ;

consequently, as shown in Figure 2-14, diode grounding is necessary to prevent the VKK pin voltage being applied to the external circuitry.

b. During input

The port output latch is cleared to "0" when inputting external data.

The input threshold value is same as for the K0 port but, because of the pulldown to the VKK pin voltage, RK (typ. 80kΩ) must be fully driven.




Figure 2-14. Input/Output interface

(2) Low power operation

When switching from the Normal operation (VFT drive is possible) to the SLOW operation or the hold operation, the VFT drive circuit is blanked and the high breakdown voltage port status becomes as follows. The high breakdown voltage port can also be accessed by instructions during slow operation.

a. Port G/S (digit/segment output)

"0" is output.

b. Ports R3, RA, RB (digit output)

Digit output is cleared to "0" and the latch data ("0" during VFT display) is output.

c. Ports PC, P4, R5 (segment output)

The segment output immediately before switching to slow operation is held.

During hold operation, the latch is cleared to "0" and "0" is output.

2.3 Comparator input

The comparator input is analog input to discriminate key input or AFC (Auto Frequency Control) signal. It's composed of 4-bit D/A converter, comparator and control circuit. Analog input level (CIN0-CIN3) can be detected as 16-stage by setting reference voltage.

The comparator input can also be used as K0 port (digital input). To use as K0 port, set the port address OP13 to "1***B".

2.3.1 Circuit of Comparator input




Figure 2-15. Comparator input circuit

2.3.2 Control of Comparator input

K0 port input selector command register (port address OP13)




Figure 2-16. Command register

Reference voltage (Vref) is set by command register (port address OP12), and it is determined by the following form.

$$V_{REF} = V_{DD} \times (n + 1) / 16 [V] \quad (n = 0 \sim 15)$$

After initialization sequence, 4-channel comparator inputs continue comparison operation successively.

Since 2-instruction cycles are required to complete comparison of 1-channel, it is necessary to wait for 8-instruction cycles after setting a reference voltage, and then read the port address IP00.

When analog input voltage is higher than reference voltage, comparator data latch is set to "1".

At the initialization sequence, OP12 is set to "0".

Note. When the comparator input is selected, the comparator consumes typically 700 μ A current at $V_{DD} = 5V$. To reduce the power consumption, K0 port should be set to digital mode. In the HOLD mode, the comparator current is automatically cut off by hardware.

OP12				Vref. [V]
3	2	1	0	
0	0	0	0	0.31
0	0	0	1	0.62
0	0	1	0	0.94
0	0	1	1	1.25
0	1	0	0	1.56
0	1	0	1	1.87
0	1	1	0	2.19
0	1	1	1	2.50
1	0	0	0	2.81
1	0	0	1	3.12
1	0	1	0	3.44
1	0	1	1	3.75
1	1	0	0	4.06
1	1	0	1	4.37
1	1	1	0	4.69
1	1	1	1	5.00

Table 2-2. Reference Voltage

2.4 D/A converter (pulse width modulation) output circuit

The 47C670/870 has one built-in 14-bit resolution pulse width modulation ($\overline{\text{PWM}}$) output channel which can easily be used for D/A converter output by connecting an external low-pass filter.

$\overline{\text{PWM}}$ output is from pin P00 ($\overline{\text{PWM}}$), which is used for both $\overline{\text{PWM}}$ and P00 output. The P00 output latch should be set to "1" when this pin is used for PWM output.

$\overline{\text{PWM}}$ output is controlled by the buffer selector (OP17) and the data transfer buffer (OP18). PWM data written to the data transfer buffer can be sent to the PWM data latch by writing "CH" to the buffer selector to switch to $\overline{\text{PWM}}$ output. PWM data transferred to the PWM data latch remain intact until overwritten.

The resetting and holding operations clear the buffer selector, data transfer buffer and PWM data latch to "0" ($\overline{\text{PWM}}$ output is "H" level).

2.4.1 Circuit Configuration




Figure 2-17. Pulse width modulation circuit

2.4.2 Wave form of PWM output

$\overline{\text{PWM}}$ output is a 14-bit resolution pulse output and one cycle is $T_M = 2^{15}/f_c$ (8192 μsec . when $f_c = 4\text{MHz}$). The upper 8 bits of the PWM data latch control the pulse width of the pulse output with a cycle T_S ($T_S = T_M/64$).

The low level pulse has a pulse width of $n \times t_o$ ($t_o = 2/f_c$) with a cycle T_S when the 8-bit data are n ($n = 0$ to 255).

The lower 6 bits control the position where the additional pulses with width "0" are output in the 64 intervals T_S (i) ($i = 0$ to 63) of the T_M cycle. The low level pulse width is $(n + 1) t_o$ during the interval where the additional pulses are output. The additional pulses are output in the 64 intervals T_S (i) when the 6-bit data are m ($m = 0$ to 63). Figure 2-18 shows the $\overline{\text{PWM}}$ output timing and Table 2-3 shows the relationship between the 6-bit data and the intervals where the additional pulses are output.




Figure 2-18. $\overline{\text{PWM}}$ output timing (It is shown to the additional pulse $T_S(1)$ and $T_S(63)$)

Bit position of 6 bits data	Relative position of T_S where the additional pulse is generated (No i of T_{Si} ($0 < i < 63$) is listed)
Bit 0	32
Bit 1	16, 48
Bit 2	8, 24, 40, 56
Bit 3	4, 12, 20, 28, 36, 44, 52, 60
Bit 4	2, 6, 10, 14, 18, 22, 26, 30, ..., 58, 62
Bit 5	1, 3, 5, 7, 9, 11, 13, 15, 17, ..., 59, 61, 63

Note. When corresponding bit is "1", it is output.

Table 2-3. Correspondence between 6 bits data and the additional pulse generated T_S periods

2.4.3 Control of pulse width modulation circuit (Data transfer)

$\overline{\text{PWM}}$ output is controlled by writing the output data to the data transfer buffer (OP18). The output data are written in selections using the buffer selector (OP17). In the data transfer buffer, the respective sections of data are assigned buffer numbers and written as indicated in Table 2-4.

- ① The buffer number of the buffer to which the data are to be written is written to the buffer selector (OP17).
- ② The corresponding PWM data are written to the selected buffer.
- ③ The output data are written to the transfer buffer by repeating the operations in items ① and ② above.
- ④ When writing is completed, "C" is written to the buffer selector by program.

While the output data are being written to the transfer buffer, the previous PWM data are being output. When "C" is written to the buffer selector, the output data are sent to the PWM data latch and $\overline{\text{PWM}}$ output is enabled.

The time from when "C" is written the buffer selector until $\overline{\text{PWM}}$ output is enabled is $2^{15}/f_c$ (8192μsec. at 4MHz) maximum.

Buffer number (OP17)	Corresponding bit (OP18)
2	Bit of transfer buffer 0 ~ 3
3	" 4 ~ 7
4	" 8 ~ 11
5	" 12 ~ 13
C	Nothing

Table 2-4. Correspondence between the buffer number of the data transfer buffer and bit

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

(V_{SS} = 0V)

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V _{DD}		-0.3~7	V
Input Voltage	V _{IN}		-0.3~V _{DD} + 0.3	V
Output Voltage	V _{OUT1}	R7, XOUT	-0.3~V _{DD} + 0.3	V
	V _{OUT2}	P0~P2, R6, R8, R9	-0.3~10	
	V _{OUT3}	Source open drain pin	-35~V _{DD} + 0.3	
Output Current (per 1 pin)	I _{OUT1}	P1, P2	30	mA
	I _{OUT2}	P0, R6~R9	3.2	
	I _{OUT3}	P4, R5, PC	-12	
	I _{OUT4}	R3, RA, RB, G/S	-25	
Output Currnent (Total)	ΣI _{OUT1}	P1, P2	120	mA
	ΣI _{OUT3}	P4, R5, PC	-80	
	ΣI _{OUT4}	R3, RA, RB, G/S	-100	
Power Dissipation [T _{opr} = 70°C]	PD		600	mW
Soldering Temperature (time)	T _{sld}		260 (10sec)	°C
Storage Temperature	T _{stg}		-55~125	°C
Operating Temperature	T _{opr}		-40~70	°C

RECOMMENDED OPERATING CONDITIONS

(V_{SS} = 0V, T_{opr} = -40~70°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V _{DD}		In the Normal mode	4.5	6.0	V
			In the SLOW mode	2.7		
			In the HOLD mode	2.0		
Input High Voltage	V _{IH1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	V _{DD} × 0.7	V _{DD}	V
	V _{IH2}	Hysteresis Input		V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.9		
Input Low Voltage	V _{IL1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	0	V _{DD} × 0.3	V
	V _{IL2}	Hysteresis Input			V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5V		V _{DD} × 0.1	
Clock Frequency	f _c	XIN, XOUT		0.4	6.0	MHz
	f _s	XTIN, XTOUT		30.0	34.0	KHz

Note. Input voltage V_{IH3}, V_{IL3} : in the SLOW or HOLD mode

D.C. CHARACTERISTICS

(V_{SS} = 0V, T_{opr} = -40~70°C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V _{H5}	Hysteresis Input		—	0.7	—	V
Input Current	I _{IN1}	K0, TEST, RESET, HOLD	V _{DD} = 5.5V,	—	—	± 2	μA
	I _{IN2}	R ports (open drain)	V _{IN} = 5.5V / 0V				
Input Resistance	R _{IN1}	K0 port with pull-up/pull-down		30	70	150	KΩ
	R _{IN2}	RESET		100	220	450	
Pull-down resistance	R _K	source open drain	V _{DD} = 5.5V, V _{KK} = -30V	—	80	—	
Output Leakage Current	I _{LO1}	sink open drain	V _{DD} = 5.5V, V _{IN} = 5.5V	—	—	2	μA
	I _{LO2}	source open drain	V _{DD} = 5.5V, V _{OUT} = -32V	—	—	-2	
Output Level High Voltage	V _{OH}	P4, R5, PC	V _{DD} = 4.5V, I _{OH} = -5mA	2.4	—	—	V
Output Level Low Voltage	V _{OL}	P0, R6~R9	V _{DD} = 4.5V, I _{OL} = 1.6mA	—	—	0.4	V
Output Level High Voltage	I _{OH}	R3, RA, RB, G/S	V _{DD} = 4.5V, V _{OH} = 2.4V	—	-15	—	mA
Output Level Low Voltage	I _{OL}	P1, P2	V _{DD} = 4.5V, V _{OL} = 1.0V	—	20	—	mA
Supply Current (in the Normal mode)	I _{DD}		V _{DD} = 5.5V, f _c = 4MHz	—	3	6	mA
Supply Current (in the SLOW mode)	I _{DDS}		V _{DD} = 3.0V, f _s = 32.768KHz	—	30	60	μA
Supply Current (in the HOLD mode)	I _{DDH}		V _{DD} = 5.5V	—	0.5	10	μA

Note 1. Typ. values show those when T_{opr} = 25°C, V_{DD} = 5V

Note 2. Input Current I_{IN1}, I_{IN2}; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.

Note 3. Supply Current I_{DD}, I_{DDH}; V_{IN} = 5.5V/0.2V

The K0 port is open when the input resistor is contained. The voltage applied to the R port is within the valid range.

I_{DDS}; V_{IN} = 2.8V/0.2V, low frequency clock is only oscillated (connecting XTIN, XTOUT).
at comparator input is disabled.

A/D conversion characteristics

(V_{SS} = 0V, V_{DD} = 4.5~6.0V, T_{opr} = -40~70°C)


PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
analog input voltage	V _{AIN}	CIN3~CIN0		V _{SS}	—	V _{DD}	V
A/D conversion error				—	—	± 1/2	LSB

A.C. CHARACTERISTICS


(V_{SS} = 0V, V_{DD} = 4.5~6.0V, T_{opr} = -40~70°C)

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t _{cy}	In the Normal mode	1.33	—	20	μs
		In the SLOW mode	235	—	267	
High level clock pulse width	t _{wCH}	External clock mode	80	—	—	ns
Low level clock pulse width	t _{wCL}					
Shift Data Hold Time	t _{SDH}		0.5t _{cy} - 300	—	—	ns

Note: External circuit for $\overline{\text{SCK}}$ Pin
and SO pin



Serial port (completion of Transmission)




RECOMMENDED OSCILLATING CONDITIONS

(V_{SS} = 0V, V_{DD} = 4.5~6.0V, T_{opr} = -40~70°C)

(1) 6MHz

Ceramic Resonator


CSA6.00MGU (MURATA) C_{XIN} = C_{XOUT} = 30pFKBR-6.00MS (KYOCERA) C_{XIN} = C_{XOUT} = 30pF

(2) 4MHz

Ceramic Resonator


CSA4.00MG (MURATA) C_{XIN} = C_{XOUT} = 30pFKBR-4.00MS (KYOCERA) C_{XIN} = C_{XOUT} = 30pF

Crystal Oscillator










204B-6F 4.0000 (TOYOCOM) C_{XIN} = C_{XOUT} = 20pF

(3) 400KHz

Ceramic Resonator

CSB400B (MURATA) C_{XIN} = C_{XOUT} = 220pF, R_{XOUT} = 6.8KΩKBR-400B (KYOCERA) C_{XIN} = C_{XOUT} = 100pF, R_{XOUT} = 10KΩ

TYPICAL CHARACTERISTICS



INPUT/OUTPUT CIRCUITRY

(1) Control pins

Input/Output circuitries of the 47C670/870 control pins are similar to the 47C660/860.

(2) I/O Ports

The input/output circuitries of the 47C670/870 I/O ports are shown as belows any one of the circuitries can be chosen by a code (MA~MC) by a code as a mast option.

PORT	I/O	INPUT/OUTPUT CIRCUIT (CODE)			REMARKS
K0	Input	MA	MB	MC	Contained pull-up/pull-down resistor $R_{IN} = 70K\Omega$ (typ.) $R = 1K\Omega$ (typ.)
P0 P1 P2	Output				Sink open drain output Initial "Hi-Z" High current (P1, P2) $I_{OL} = 20mA$ (typ.)
R3 R5 RA RB	I/O				Source open drain output Initial "Hi-Z" High voltage break down $R_K = 80K\Omega$ (typ.) $R = 1K\Omega$ (typ.)
P4 PC G/S	Output				Source open drain output Initial "Hi-Z" High voltage break down $R_K = 80K\Omega$ (typ.)
R6 R7	I/O				Sink open drain output Initial "Hi-Z" $R = 1K\Omega$ (typ.)
R8 R9	I/O				Sink open drain output Initial "Hi-Z" Hysteresis input $R = 1K\Omega$ (typ.)


CMOS 4-BIT MICROCONTROLLER

TMP47C070E

The 47C070, which is equipped with an EPROM as program memory, is a piggyback type evaluator chip used for development and operational confirmation of the 47C670/870 application systems (programs).

The 47C070 is pin compatible with the 47C670/870 which are mask-programmed ROM devices.

PIN ASSIGNMENT (TOP VIEW)



PIN FUNCTION (Top of the package)

PIN NAME	Input / Output	FUNCTIONS
A12 ~ A0	Output	Program memory address output
I7 ~ I0	Input	Program memory data input
$\overline{CE}$	Output	Chip enable signal output
$\overline{OE}$		Output enable signal output
VCC	Power supply	+ 5V (connected with VDD)
GND		0V (connected with VSS)

A.C. CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Address Delay Time	t_{AD}	$V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V$	—	—	150	ns
Data Setup Time	t_{IS}	$C_L = 100pF$	150	—	—	ns
Data Hold Time	t_{IH}	$T_{opr} = -40 \text{ to } 70^\circ C$	50	—	—	ns

NOTES FOR USE

(1) Program memory

The program area are as shown in Figure 1.

When this chip is used as evaluator of the 47C670, data conversion table for [OUTB @HL] instruction must be allocated at two areas and they must be the same contents as shown in Figure 1 (a).




Figure 1. Program area

(2) Data memory

47C070 contains two 256×4 bit data memory banks (bank 0, bank 1).

When using the 47C070 as the 47C670 evaluator, bank 1 has address space at addresses 00-FF_H, but do not write data to 80_H or following addresses. bank 0 includes a special function common area so this need not be taken into consideration.

(3) I/O ports

Input/Output circuitries of I/O ports in the 47C070 are similar to the code MA of the 47C670/870.

When this chip is used as evaluator with other I/O code, it is necessary to provide the external resistors.




Figure 2. I/O code and external circuitry