۲,

CMOS 4-BIT MICROCONTROLLER

TMP47C446AF

The 47C446A has LCD driver, 8-bit A/D converter, and watchdog timer based on the TLCS-47 CMOS series. The 47C446A has two oscillation circuit. It is possible to switch the operation mode; high speed operation and low power consumption operation.

PART No.		ROM	RAM	PACKAGE	PIGGYBACK
TMP47C446	A.F	4096 x 8-bit	256 x 4-bit	QFP64	TMP47C946AG





PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS					
коз - коо	Input	4-bit input port					
R43 (AIN3) - R40 (AIN0)	I/O (Input)	4-bit I/O port with latch. When using as input port, the latch must be set to "1".	A/D converter analog input				
R53 - R50 R63 - R60	1/0	1-bit I/O port with latch. When using as input port, the latch must be se	t to "1".				
R70 (WTO)	I/O (Output)	1-bit I/O port with latch	Watchdog timer output				
R83 (T1)		4-bit I/O port with latch.	Timer/Counter 1 external input				
R82 (INT1)	I/O (Input)	When using as input port, external interrupt	External interrupt 1 input				
R81 (T2)		input pin, or timer/counter external input pin, the latch must be set to "1".	Timer/Counter 2 external input				
R80 (INT2)			External interrupt 2 input				
R92 (SCK)	I/O(1/O)	3-bit I/O port with latch.	Serial clock I/O				
R91 (SO)	i/O (Output)	When using as input port or serial port, the	Serial data output				
R90 (SI)	I/O (Input)	latch must be set to "1".	Serial data input				
SEG23 - SEGO	Output	LCD Segment output LCD Common output					
COM4 - COM1	Output						
XIN	Input	Osc. connecting pins (High -frequency) .	<u>, , , , , , , , , , , , , , , , , , , </u>				
XOUT	Output	For inputting external clock, XIN is used and XC	OUT is opened.				
RESET	Input	Reset signal input					
XTIN	Input	Osc. connecting pins (Low-frequency) .					
XTOUT	Output	For inputting external clock, XTIN is used and X	TOUT is opened.				
TEST	Input	Test pin for out-going test. Be opened or fixed	to low level.				
VDD		+ 5V					
VSS		0V (GND)					
VLC	Power supply	LCD drive power supply					
VAREF		A/D converter analog reference voltage (High)	<u> </u>				
VASS		A/D converter analog reference voltage (Low)					

.

OPERATIONAL DESCRIPTION

Conserning the 47C446A, the hardware configuration and operation are described. As the description included mainly differences from the 47C400A, refer to thr technical data sheets for the 47C400A. The 47C446A does not have the hold function.

1. SYSTEM CONFIGURATION

- (1) I/O Ports
- (2) System Clock Controller
- (3) Interval Timer
- (4) Timer/Counter (TC1, TC2)
- (5) Serial Interface
- (6) LCD Driver
- (7) A / D Converter
- (8) Watchdog Timer

2. PERIPHERAL HARDWARE FUNCTION

2.1 Ports

The 47C446A has 7 I/O ports (24 pins) each as follows :

(1) K		;	4-bit input
(2) R	₹4	;	4-bit input/output (shared by the A/D converter analog inputs)
(3) R	₹5, R6	;	4-bit input/output
(4) R	۲7	;	1-bit input/output (shared by the watchdog timer output)
(5) R	88	;	4-bit input/output(shared by external interrupt request input and
			timer/counter input)
(<u>6</u>) F	₹9	;	3-bit input/output (shared by serial port)

This section describes ports of (2) and (4) which are changed from the 47C400A.

Ports P1, P2 and KE are eliminated from the 47C400A.

The 5-bit to 8-bit data conversion instruction [OUTB @HL] is not valid.

Table 2-1 lists the port address assignments and the I/O instructions that can access the ports.

(1) Port R4 (R43-R40)

Port R4 is 4-bit I/O ports with latch shared by the analog inputs for A/D converter. When used as an input port or analog input, the latch should be set to "1". If other port is used as an output, be careful not to execute the output instruction for any port during A/D conversion in order to keep accuracy of conversion. The latch is initialized to "1" and analog input is selected R40 (AINO) pin during reset.



Figure 2-1. Port R4

TMP47C446A/946A

Address () Imput (P+-) Output (Q+-) N %p, A %p, equ Output (Q+-) N %p, A %p, equ Output (Q+-) ISY %p, b %p, equ ISY %p, b %p, b %p, equ ISY %p, b %p, equ ISY %p, b %p, b %p, equ ISY %p, b %p, equ ISY %p, b %p, b %p, equ ISY %p, b %p, equ ISY %p, b %p, b %p, d %p,	Port		Port			tuput	Input/output instruction	tion		
0. K0.11rput port 5 K1.input port 6 K1.input port 7 K1.input port 8 K1.input port <t< th=""><th>PbA</th><th></th><th>Output (OP++)</th><th>%р,</th><th></th><th>OUT #k,%</th><th></th><th>%р,</th><th>°р. %р.</th><th>L L</th></t<>	PbA		Output (OP++)	%р,		OUT #k,%		%р,	°р. %р.	L L
84 input port 84 output port 84 input port 85 input port 85 input port 85 output port 86 input port 86 output port 88 input port 86 output port <tr< th=""><th>00</th><th>т т</th><th></th><th>0</th><th>1</th><th>1</th><th>•</th><th></th><th></th><th></th></tr<>	00	т т		0	1	1	•			
8 input port (Analog input) 8 a utput port 6 0	0				1	i	1)	1
8. sincur port (Analog input) 8. sincur port 8. sincur port 8. sincur port 8. sincur port 8. south port 8. south port 9. south port 8. south port 8. sincur port 8. sincur port 8. south port 8. south port 8. south port 9. south	02	1		1	1			I	1	1
A Rinput port Radio grinut Radio grinu	03]	}	1	1	1	ı	I	ł	ı
5 55 input port 85 output port 00	04		R4 output port	С	С	I C	I	• (I (1 (
6 Rinput port Ris outur port Rinput port Rinput port 7 Rinput port Rinput port Rinput port Rinput port 9 Rinput port Rinput port Rinput port Rinput port 8 AD Stauri iport Rinput port Rinput port Rinput port 8 AD Stauri iport Rinput port Rinput port Rinput port 1 AD Stauri iport Diversition Diversition Diversition Diversition 1 Undefined AD Stauri iputie Diversition Diversiti	05		R5 output port)C)()(I	DC)(C
7 77 input port 87 output port 00	06		R6 output port	C	C)C	1	C)(C
8 R8 nout port 88 output port 9 R8 input port 89 output port 8 AD Status input	07	••••	R7 output port	C	C	ЭÇ	1)()() (
89 input port 89 input port 00	88		R8 output port	C)C)(1)(00	C
A AD Status input D AD Status input D AD Status input D AD Status input Storb converted Value	60		R9 output port	C	C) (1)()(1
A D Status input AD Status input A D Status input AD Status input AD Conversion AD Conversion B AD Conversion Serial transmit buffer SiO, Hold status Serial transmit buffer D undefined AD analog input selector D undefined AD analog input selector D undefined AD analog input selector D undefined AD start register D undefined AD start register D undefined AD start register D undefined Varkhog Timer control D undefined Indefined D undefined <t< th=""><th>0A</th><td></td><td></td><td>) </td><td>) </td><td>)</td><td>1</td><td>)</td><td>)</td><td>I</td></t<>	0A)))	1))	I
C ADD Status input D ADD Status input D ADD converted Value Si0, Hold state Serial transmit buffer D Undefined D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D D	08			1	1	•	ı	I	1	ł
D A/D converted Value	8			С		1	1	I	- (1
E SIO, Hold status	8		1)C		I	•	I	Э	t
F Serial recieve buffer Serial transmit buffer O <tho< th=""> O O O<!--</th--><th>OE</th><td></td><td></td><td>)</td><td>I</td><td>1</td><td>1</td><td>ł</td><td>1 (</td><td>I</td></tho<>	OE)	I	1	1	ł	1 (I
0.4 Undefined AD analog input selector - - - - - 2 Undefined AD analog input selector - - - - - 2 Undefined AD analog input selector - - - - - 3 Undefined AD analog input selector - - - - - 4 Undefined AD analog input selector - - - - - 5 Undefined AD analog input selector - - - - - 6 Undefined Natchdog Timer control - - - - - 7 Undefined Natchdog Timer control - - - - - 8 Undefined Indefined - - - - - 9 Undefined Indefined - - - - - 1 Undefined Indefined - - - - - 8 Undefined Indefined - - - - - 9 Undefined Indefined - - -	05		Serial transmit buffer	C	I C	i C	I	1	С	I
1 Undefined A/D analog input selector -	10) 1)			,	•	1
2 Undefined A/D analog input selector -	1	Undefined		t	I	1 1	I.	1	1	I
B Undefined AD start register -<	12	Undefined	A/D analog input selector	I	С	· · ·		1	I	ł
Indefined Undefined Watchdog Timer control -	13	Undefined	A/D start register	1	C			1	t	I
5 Undefined Watchdog Timer control - <	14	Undefined		I)		I	1	1	1
0 Undefined System clock control - <td< th=""><th>15</th><td>Undefined</td><td>Watchdog Timer control</td><td>1</td><td>С</td><td>I</td><td> </td><td>ı</td><td>I</td><td>1</td></td<>	15	Undefined	Watchdog Timer control	1	С	I		ı	I	1
Undefined Interval timer intrrupt control Interval timer intrrupt control Undefined Interval timer intrrupt control Interval timer intrrupt control Undefined Interval timer intrrupt control Interval timer intrrupt control Undefined Interval timer/counter 1 control Interval timer/counter 2 control Undefined Interface control Interface control Undefined Interface control Interface control Indefined Interface control Interface control Indefined Interface control Interface control Indefined Interface control Interface control	16	Undefined	System clock control	I)C	1		1	ł	1
3 Undefined Interval timer intrrupt control - <th>17</th> <td>Undefined</td> <td></td> <td>1</td> <td>) י</td> <td>I</td> <td> </td> <td></td> <td>J</td> <td>1</td>	17	Undefined		1) י	I			J	1
0 Undefined Interval timer intrrupt control - <th>18</th> <td>Undefined</td> <td> </td> <td>1</td> <td>I</td> <td> </td> <td>1</td> <td>I</td> <td>I</td> <td>1</td>	18	Undefined		1	I	 	1	I	I	1
A Undefined Image: Control	19	Undefined	Interval timer intrrupt control	1	С	I		I	1	1
3 Undefined LCD Drive control	14	Undefined		1) 1		1	1	1	1
Undefined Timer/counter 1 control	18	Undefined	LCD Drive control	1	C		1	1	1	I
0 Undefined Timer/counter 2 control Undefined Undefined Serial interface control	ň	Undefined	Timer/counter 1 control	I) (1	1	1	1	1
Undefined	0	Undefined	Timer/counter 2 control	1)(1	1	1	1	I
Undefined	1E	Undefined		ł)	1	1	I	1	1
"" means the reserved state. Unavailable for the user programs.	Ë	Undefined	Serial interface control	I	С	1		ſ		1
"" means the reserved state. Unavailable								-		-
	Note.	"" means the reserved state.	Unavailable for the user programs.							

Table 2-1. Port Address Assignments and Available I/O Instructions

(2) Port R7 (R70)

Port R7 is 1-bits I/O port with latch. R70 pin is shared by the watchdog timer output. To use R70 pin for the watchdog timer output, the latch should be set to "1". The latch is initialized to "1" during reset. R71, R72 and R73 pins do not exist actually but "1" is read when an input instruction is executed.



Figure 2-2. Port R7

2.2 System Clock Controller

The 47C446A has two oscillation circuits with a high-frequency clock and a low-frequency clock. Power consumption can be decreased by switching to low-speed operation using the low-frequency clock when necessary (dual clock operation). The high-frequency clock can be obtained by connecting an oscillator to the XIN and XOUT pins; the low-frequency clock can be obtained by connecting the oscillator to the XIN and XTOUT pins.

2.2.1 Circuit Configuration

Figure 2-3 shows the configuration of system clock controller.



Figure 2-3. System Clock Controller

2.2.2 Dual Clock Operation and Control

Dual clock operation involves two modes : Normal operating mode using the high-frequency clock, and SLOW operating mode using the low-frequency clock. Both oscillators start operating when the power is turned on, after which the Normal operation is selected automatically. The high-frequency clock stops oscillating when a command is issued to switch to the SLOW operation. Operating mode switching is performed using the command register (OP16). The status of the low-frequency clock and the current operating mode can be monitored using the status register (IP0E). Figure 2-4 shows the operating mode transitions, and Figure 2-5 shows the command and status registers.

(1) Operaiting Mode Transmission





(2) Operation Mode Control

System clock control command register (Port address OP16)



System clock control status register (Port address IPOE)



Figure 2-5. Command register and Status register



Example 1 : Normal operation \rightarrow SLOW operation.

SSMF:

		-
TEST	%IP0E, 1	; To wait until SMF goes to "1".
В	SSMF	
LD	A, #0100B	; Selects SLOW operating mode
OUT	A, %OP16	· -
NOP		; no operation

Example 2 : SLOW operation \rightarrow Normal operation





2.3 Interval Timer

2.3.1 Configuration of Interval Timer

The interval timer is configured with a 15-stage binary counter and inputs the oscillation circuit output (fs) for the low-frequency clock; therefore, the final stage output is fs/2¹⁵ [Hz]. This interval timer is cleared to "0" during reset.

Also, "fs" is input directly into the interval timer; therefore, the interval timer interrupts, timer/counter and LCD driver will not operate normally if the low-frequency oscillation is not stable.



2.3.2 Interval Timer Interrupt (ITMR)

Constant-frequency interrupts can be generated using the interval timer, Four different frequencies can be selected for interval timer interrupts using the command register (OP19). The command register is also initialized to "0" during reset.

An interval timer interrupt is generated at the first rising edge of the binary counters output after the command is set to the command register.



2.4 Timer/Counter

The timer/counter of the 47C446A is operated by a low-frequency clock (fs); therefore, the following operating frequencies differ from those of the 47C400A.

- ① Internal pulse rate.
- ② Maximum frequency applied in the event counter mode.
- ③ Drop ratio of instruction execution time when the timer is used.
- (1) Internal pulse rate

The intrnal pulse rates shown in Table 2-2 can be selected by setting the values of the lower 2 bits of the TC1 and TC2 control command registers (OP1C, OP1D).

The values of lower 2 bits					At fs = 32	At fs = 32.768KHz		
(bit1, 0)	Internal pu	lise rate	Max. settir	ng time	Internal pulse rate	Max. setting time		
00	fs / 23	[Hz]	215 / fs	[sec]	4096 [Hz]	1 [sec]		
01	fs / 27		219/fs		265	16		
10	fs / 211		223/fs		16	256		
11	fs / 215		227/fs		1	4096		

(2) Maximum frequency applied in the event counter mode.

	Operating mode	operating mode
a. In 1-channel operation b. In 2-channel operation TC1 TC2	fc / 32	fs / 32 [Hz] fs / 32 fs / 40

(3) Drap ratio of instruction execution time when the timer is used.
 With the 47C446A, count operation is inserted in the ratio of once per [(basic clock frequency) /23]
 / (internal pulse rate) instruction cycle; therefore, execution speed drops as follows:

 100 ÷ {
 (basic clock frequency) / 2³

 (internal pulse rate)
 - 1} %

- Example 1: When fc = 4MHz and fs = 32.8kHz in the Normal operation and the internal pulse rate fs/23 is selected, count operation is inserted once per each cycle of 122 instructions; therefore, there is a drop of 100/121 = 0.83% for an instruction execution speed of $2\mu s$.
- Example 2: When fs = 32.8kHz in the SLOW operation and the internal pulse rate fs/211 is selected, count operation is inserted once per each cycle of 256 instructions; therefore, there is a drop of 0.39% for an instruction execution speed of 244µs. In addition, when the basic clock is obtained from "fs" (SLOW operation), count operation cannot be used with an internal pulse rate of fs/23.

2.5 Serial Interface

When operating using the internal clock, $fs/2^2$ [Hz] is used as the serial clock. Consequently, when operating at fs = 32.768kHz, the maximum transfer rate is 8192bps. When the reading and writing of serial data cannot follow this clock rate, the serial clock is automatically stopped and the next shift operation stands by until the processing is completed.

External clock can be used in the same way as for the 47C400A. The serial interface cannot be used in the SLOW operating mode.

2.6 LCD Driver

The 47C446A has the circuit that directly drivers the Liquid Crystal Display (LCD) and its control circuit. The 47C446A has the following connecting pins with LCD.

- ① Segment output pins 24 pins (SEG23 SEGO)
- (2) Common output pins 4pins (COM4 COM1)

In addition, VLC pin is provided as the driver power.

The devices that can be directly driven is selectable from LCD of following drive methods :

- ① 1/4 duty (1/3 bias) LCD Max.96 segments (8 segments × 12 digits)
- '2' 1/3 duty (1/3 bias) LCD Max.72 segments (8 segments x 9 digits)
 '3' 1/2 duty (1/2 bias) LCD Max.48 segments (8 segments x 6 digits)

2.6.1 Configuration of LCD driver

Figure 2-9 shows the configuration of LCD driver.



Figure 2-9. Configuration of LCD Driver

2.6.2 Control of LCD Driver

The LCD driver is controlled by the command register (OP1B).



Figure 2-10. LCD Driver Control Command Register

Driving methods of LCD
 4 kinds of driving methods can be selected by DTY (bits 1 and 0 of command register).
 Figure 2-11 shows driving waveforms for LCD.



Note. : f_F ; LCD Frame frequency V_{LCD} ; LCD drive voltage (= $V_{DD}-V_{LC}$)

Figure 2-11. Driving Waveform for LCD (Voltage COM-SEG Pins)

(2) Frame frequency

The frame frequency is set accoding to the driving method and base frequency as shown in Table 2-3. The base frequency is given by the Interval Timer.

		Frame Frequence	cy [Hz]	
Base Priving Method Frequency[Hz]	1 / 4duty	1/3duty	1 / 2duty	static
<u>fs</u> 29	fs 29	$\frac{4}{3} \cdot \frac{\text{fs}}{2^9}$	$\frac{4}{2} \cdot \frac{fs}{2^9}$	fs 29
At fs = 32.768KHz	64	85	128	64

fs ; Basic clock frequency [Hz]

Table 2-3. Frame Frequency Setting

(3) LCD drive voltage

The LCD drive voltage (V_{LCD}) is given by the difference in potential (V_{DD} - V_{LC}) between pins VDD and VLC. Therefore, when the CPU operating voltage and LCD drive voltage are the same, the VLC pin is connected to the VSS pin.

The LCD light only when the difference in potential between the segment output and common output is $\pm V_{LCD}$, and turn off at all other times.

During reset, the power switch of the LCD driver is turned off automatically, shutting off the VLC voltage. Both the segment output and common output become V_{DD} level at this time and the LCD turn off.

The power switch is turned on to supply VLC voltage to the LCD driver by setting EDSP (bits 2 and 3 of the command register) to " 11_B ". After that, the power switch will not turn off even during blanking (setting EDSP to " 01_B ") and the VLC voltage continues to flow.

2.6.3 LCD Display Operation

(1) Display data setting

Display data are stored to the display data area (Max. 24 words) in the data memory.

The display data stored to the display data area are read automatically and sent to the LCD driver by the hardware.

The LCD driver generates the segment signals and common signals in accordance with the display data and drive method. Thus, display patterns can be changed by merely overwriting the contents of the display data area with a program. The table look up instruction is mainly used for this overwriting.

Figure 2-12 shows the correspondence between the display data area and the SEG/COM pins. The LCDs light when the display data is "1" and turn off when "0".

The number of segment which can be driven differs depending on the LCD drive method; therefore, the number of display data area bits used to store the data also differs (Refer to Table 2-4). Consequently, data memory not used to store display data and data memory for which the addresses are not connected to LCDs can be used to store ordinary user's processing data.



Driving Method	Bit 3	Bit 2	Bit 1	Bit O
1 / 4 duty	COM4	сомз	COM2	COM1
1/3 duty	_	сомз	COM2	COM1
1/2 duty	-		COM2	COM1
Static	-	-	-	COM1



Note. = ; This bit is not used for display data.

Table 2-4. Driving Method and Bit for Display Data

(2) Blanking

Blanking is applied by setting EDSP to " 01_8 " and turns off the LCD by outputting the non light operation level to the COM pin. The SEG pin continuously outputs the signal level in accordance the display data and drive method.

With static drive, no voltage is applied between the COM and SEG pins when the LCD is turned off by data (display data cleared to "0"), but the COM pin output becomes constant at the $V_{LCD}/2$ level when turning off the LCD by blanking, so the COM and SEG pins are then driven by $V_{LCD}/2$.

2.6.4 Control Method of LCD Driver



(2) Display data setting

Normally, display data are kept permanently in the program memory and are then stored to the display data area by the table look-up instruction. This can be explained using numerical display with 1/4 duty LCD as an example. The COM and SEG connections to the LCD are the same as those shown in Figure 2-14 and the display, data are as shown in Table 2-5.

Programming example for displaying numerals corresponding to BCD data stored at address $10_{\rm H}$ in the data memory is shown below. The display data area is at addresses $20_{\rm H}$ and $21_{\rm H}$.

LD	HL, #OFCH	; To set the DC	
LD	A, 10H		
ST	A, @HL+		
ST	#DTBL/16 ,@HL+		
ST	#DTBL/256,@HL+		
LD	HL,#20H	; Display of data correspondin	g
LDL	A, @DC		-
ST	A, @HL+		
LDH	A, @DC+		
ST	A, @HL+		
:			
DTBL : DATA	11011111B, 00000110	B, 11100011B, 10100111B, 0011011	ОВ

11011111B,	00000110B,	111000118,	10100111B,	00110110B,
10110101B,	11110101B,	00010111B,	11110111B,	101101118

Numeral	Display	Displa	y data	Numeral	Display	Displa	y data
	Cripidy	Upper	Lower			Upper	Lower
0	[].	1101	1111	5	Ē	1011	0101
1	1	0000	0110	6	Ē	1111	0101
2	Ē	1110	0011	7	-1	0001	0111
3		1010	0111	8	Ξ	1111	0111
4		0011	0110	9		1011	0111

Table 2-5. Examples of Display Data (1/4 Duty LCD)

Table 2-6 shows the same numerical display used in Table 2-5, but using 1/2 duty LCD are the same as those shown in Figure 2-16.

Programming example for displaying numerals corresponding to BCD data stored at address $10_{\rm H}$ in the data memory is shown below. The display data area is at addresses 20 through $23_{\rm H}$.

LD	HL, #OFCH	;	To set the DC
LD	A, 10H		
ST	A, @HL+		
ST	#DTBL/16, @HL+		
ST	#DTBL/256, @HL+		
LD	HL, #20H	;	Display of data corresponding
LDL	A, @DC		
ST	A, @HL+		
RORC	А		
RORC	Α		
ST	A, @HL+		
LDH	A, @DC+		
ST	A, @HL+		
RORC	Α		
RORC	A		
ST	A, @HL+		
÷			
0.0 7.0		_	

DTBL : DATA 01110111B, 00100010B, 10010111B, 10100111B, 11100010B, 11100101B, 11100101B, 01100011B, 11110111B, 11100111B

Num		Display data				Display data			
eral	Upper		l	ower	eral	Upper			Lower
0	**01	**11	**01	**11	5	**11	**10	**01	**01
1	**00	* * 10	**00	**10	6	**11	**11	**01	**01
2	**10	* *01	**01	**11	7	**01	**10	**0 0	**11
3	* * 10	**10	**01	**11	8	**11	**11	**01	**11
4	**11	* *10	**00	**10	9	**11	**10	**01	**11

Note. + ; don't care

Table 2-6. Examples of Display Data (1/2 Duty LCD)





2.7 A/D Converter

The 47C446A has a 8-bit successive approximate type A/D converter and is capable of processing 4 analog inputs.

2.7.1 Circuit configuration



Figure 2-18. Block Diagram of A/D Converter

2.7.2 Control of A/D converter

The operation of A/D converter is controlled by a command. The command register is accessed as port adderesses OP12 and OP13. A/D converted value and end of conversion flag (EOCF) can be known by accessing port addresses IP0D and IP0C.

(1) Analog input selector

Analog inputs (AIN0 through AIN7) are selected by values of this register.



Figure 2-19. Analog input selector

(2) Start of A/D conversion

A/D conversion is started when ADS is set to "1" . After the conversion is started, ADS is cleared by hardware. If the restart is requested during the conversion, the conversion is started again at the time.



Figure 2-20. A/D conversion start register

(3) A/D converted value register

An A/D converted value is read by accessing port address IP0D. An A/D converted value is read by splitting into upper 4 bits and lower 4 bits by a value of LR_0 (LSB of the L-registers).



Figure 2-21. A/D converted value register

(4) A/D converter status register

End of conversion flag (EOCF) is a single bit flag showing the end of conversion and is set to "1" when conversion ended. When both upper 4 bits and lower 4 bits of a converted value are read or A/D conversion is started, EOCF is cleared to "0".



Figure 2-22. A/D converter status register

2.7.3 How to use A/D converter

Apply positive of analog reference voltage to the VAREF pin and negative to the VASS pin. The A/D conversion is carried out by splitting reference voltage between VAREF and VASS to bit corresponding voltage by a ladder resistor and making a judgement by comparing it with analog input voltage.

(1) Start of A / D conversion

Prior to conversion, select one of the analog input AIN0 through AIN3 by the analog input selector. Place output of the analog input, which is to be A/D converted, in the high impedance state by setting "1". If other port is used as an output, be careful not to execute the output instruction for any port during conversion in order to keep accuracy of conversion.

A/D conversion is started by setting ADS (bit 1 of the A/D conversion start register). When conversion ends after 24 instruction cycles, EOCF showing the end of conversion is set to "1".

- Reading of an A/D converted value
 After the end of conversion, read an A/D converted value is read by splitting into lower 4 bits and upper 4 bits by the A/D converted value register (IP0D).
 Lower 4 bits of the A/D converted value can be read when LR₀ = 0 and upper 4 bits when LR₀ = 1.
 Usually an A/D converted value is stored in RAM by an instruction [IN %p, @HL]. Further, if an A/D converted value is read during the conversion, it becomes an indefinite value.
- Example: Selecting analog input (AIN3), starting A/D conversion, monitoring EOCF and storing lower 4 bits and upper 4 bits of a converted value to RAM [10_H] and RAM [11_H] respectively.

	LD	A, #3	;	Selecting analog input (AIN3)
	OUT	A, %OP12		
	LD	A, #1	;	Start of A/D conversion
	OUT	A. %OP13		
SLOOP :	TEST	%IPOC, 3	;	To wait until EOCF goes to "1"
	В	SLOOP		
	LD	HL, #10H	;	HL ← 10 _H
	IN	%IPOD, @HL	;	RAM [10 _H] ← Lower 4 bits
	INC	L	;	Increment of L registers
	IN	%IPOD, @HL	;	$RAM [11_H] \leftarrow Upper 4 bits$

2.8 Watchdog timer (WDT)

The purpose of the watchdog timer is to detect the malfunction (ranaway) of program due to external noise or other causes and return the operation to the normal condition. The watchdog timer output is output to R70 (WTO) pin.

When the watchdog timer is used, the output latch of R70 must be set to "1". Further, during reset, the output latch of R70 is set to "1", and the watchdog timer becomes disable state.

The initialization at time of runaway will become possible when the $\overline{\text{WTO}}$ pin and $\overline{\text{RESET}}$ pin are connected each other.

2.8.1 Configuration of Watchdog Timer

The watchdog timer consists of 10-stage binary counter, flip-flop (F/F), and its control circuit. The F/F is set to "1" during reset, and cleared to "0" at the rising edge of the binary counter output.





2.8.2 Control of watchdog timer

The watchdog timer is controlled by the command register (OP15). This command register is initialized to

- "1000B" during reset. The following are procedure to detect the malfunction (runaway) of CPU by the watchdog timer.
 - \oplus At first, detection time of the watchdog timer should be set and binary counter should be cleared.
 - (2) The watchdog timer should be become enable.
 - (3) Binary counter must be cleared before the detection time of the watchdog timer. When the runaway of CPU is taken place for some reason and binary counter is not cleared, the F/F is cleared to "0" at the rising edge of the binary counter and signal of runaway detection is become active (WTO output is "L").

Watchdog Timer control command register (Port address OP15)



Figure 2-24. Command Register

Example :	To set the	watchdog c	detection [.]	time (63 x 28/fs [sec]). Ar	nd to enable the watchdog
	timer.				
	LD	A, #0010	В;	OP15 ← 0010 ₈ (Sets WDT detection time	. Clears binary counter)
	OUT	A, %OP15			,
	LD	A, #1110	в;	OP15 ← 1110 _B (Enables V	VDT)
	OUT	A, %OP15			
Within WDT					
detection time					
	LD	A, #0110	в;	OP15 ← 0110 ₈ (Clears bir	nary counter)
	OUT	A, %0P15			•

Note. It is necessary to clear the binary counter prior to enabling watchdog timer. Further, when switching the system clock, the watchdog timer has to halt during the warm-up time at changing from the SLOW operating mode to the Normal operating mode.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0V)$

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	· V _{DD}		– 0.5 to 7	v
Supply Voltage (LCD drive)	V _{LC}		- 0.5 to V _{DD} + 0.5	V
Input Voltage	V _{IN}		- 0.5 to V _{DD} + 0.5	v
	νουτι	Except sink open drain pin, but include R4	– 0.5 to V _{DD} + 0.5	
Output Voltage	Vour2	Ports R5-R9	– 0.5 to 10	V
Output Current (per 1 pin)	lout		3.2	mA
Power Dissipation [T _{opr} = 70°C]	PD		600	mW
Soldering Temperature (time)	T _{sld}		260 (10sec)	r
Storage Temperature	T _{stg}		– 55 to 125	Ċ
Operating Temperature	T _{opr}		- 30 to 70	Ċ

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V, T_{opr} = -30 \text{ to } 70^{\circ}C)$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
			In the Normal mode	4.5	6.0	
Supply Voltage	V _{DD}		In the SLOW mode	2.7	6.0	V
	V _{IH1}	Except Hysteresis Input		V _{DD} × 0.7		
Input High Voltage	V _{IH2}	Hysteresis Input	V _{DD} ≧ 4.5V	V _{DD} x 0.75	VDD	V
	V _{IH3}		V _{DD} <4.5V	V _{DD} x 0.9]	
	V _{IL1}	Except Hysteresis Input			V _{DD} × 0.3	
Input Low Voltage	V _{IL2}	Hysteresis Input	V _{DD} ≧ 4.5V	0	V _{DD} x 0.25	v
	V _{IL3}		V _{DD} <4.5V		V _{DD} x 0.1	
Clock Frequency (High freq.)	fc	XIN, XOUT		0.4	4.2	MHz
Clock Frequency (Low freq.)	fs	XTIN, XTOUT		30.0	34.0	KHz

Note 1. Input Voltage VIH3, VIL3 : in the SLOW mode

D.C. CHARACTERI	STICS	$(V_{55} = 0V, T_{opr} = -30 \text{ to } 70^{\circ}C$.)				
PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Тур.	Max.	UNIT
Hysteresis Voltage	V _{HS}	Hysteresis Input		-	0.7	-	v
Input Current	I _{IN1}	Port K0, TEST RESET	V _{DD} = 5.5V,	_	-	± 2	μΑ
	I _{IN2}	Ports R (open drain)	V _{IN} = 5.5V / 0V	,			-
Low Level Input Current	ارر	Ports R (push-pull)	V _{DD} = 5.5V, V _{IN} = 0.4V	-	-	- 2	mA
	R _{IN1}	Port K0 with pull-up/pull- down		30	70	150	κΩ
Input Resistance	R _{IN2}	RESET		100	220	450	K32
Output Leakage Current	I _{LO}	Ports R (open drain)	V _{DD} = 5.5V, V _{OUT} = 5.5V	-		2	μA
Output High Voltage	V _{OH}	Ports R (push-pull)	V _{DD} = 4.5V, I _{OH} = - 200µA	2.4	-	-	v
Output Low Voltage	V _{OL2}	Except XOUT	V _{DD} = 4.5V, I _{OL} = 1.6mA	-	—	0.4	v
Segment Output Resistance	R _{OS}	SEG pin		_	20		κΩ
Common Output Resistance	Roc	COM pin			20		×32
	V _{O2/3}		$V_{DD} = 5V, V_{DD} - V_{LC} = 3V$	3.8	4.0	4.2	
Segment/Common Output Voltage	V _{01/2}	SEG / COM pin		3.3	3.5	3.7	v
	V _{01/3}			2.8	3.0	3.2	
Supply Current (in the Nomal mode)	IDD		$V_{DD} = 5.5V, V_{LC} = V_{SS}$ fc = 4MHz	-	3	6	mA
Supply Current (in the SLOW mode)	loos		$V_{DD} = 3V, V_{LC} = V_{SS}$ fs = 32.768KHz	-	15	30	μА

Note 1. Typ. values shows those at $T_{opr} = 25^{\circ}$, $V_{DD} = 5V$.

Note 2. Input Current I_{IN1} : The current through resistor is not included, when the input resistor (pullup/pull-down) is contained.

Note 3. Output Resistance Ros, Roc : Shows on-resistance at the level switching.

Note 4. V_{02/3}: Shows 2/3 level output voltage, when the 1/4 or 1/3 duty LCD is used. $V_{O1/2}$: Shows 1/2 level output voltage, when the 1/2 duty or static LCD is used.

 $V_{O1/3}$: Shows 1/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.

Note 5. Supply Current IDD : VIN = 5.3V/0.2V

The Port K0 is open when the input resistor is contained.

The voltage applied to the Port R is within the valid range.

Note 6. Supply Current IDDS: VIN = 2.8V/0.2V. Only low frequency clock is only osillated (connecting XTIN, XTOUT).

A / D CONVERSION CHARACTERISTICS

 $(T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Analog Reference Voltage	VAREF		V _{DD} - 1.5		V _{DD}	
	VASS		V _{SS}	-	1.5	V
Analog Reference Voltage Range	ΔV _{AREF}	V _{AREF} - V _{ASS}	2.5	-	-	v
Analog Input Voltage	VAIN		VASS	-	VAREF	v
Analog Supply Current	IREF		_	0.5	1.0	mA
Nonlinearity Error				-	± 1	
Zero Point Error		$V_{DD} = 5.0V, V_{SS} = 0.0V$	-		±1	
Full Scale Error		V _{AREF} = 5.000V	_	-	± 1	LSB
Total Error		V _{ASS} = 0.000V		-	± 2	

A.C. CHARACTERISTICS

 $(V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V, T_{opr} = -30 \text{ to } 70^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Instruction Cycle Time		In the Normal mode	1.9	-	20	
	t _{cy}	In the SLOW mode	235	 –	267	μs
High level Clock pulse Width	twch				1	
Low level Clock pulse Width	t _{WCL}	External clock mode	80	-	_	ns
A/D Sampling Time	t _{AIN}	fc = 4MHz	_	4	-	μs
Shift data Hold Time	t _{sDH}		0.5t _{cy} - 300	-	-	ns

Note. Shift data Hold Time External circuit for SCK pin and SO pin

Serial port (completion of transmission)





RECOM	MENDED OSCILLATING CONDIT	$V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V,$	T _{opr} = -3	0 to 70°C)
(1)	4MHz Ceramic Resonator CSA4. 00MG (MURATA) KBR-4. 00MS (KYOCERA) Crystal Oscillator 2048-6F 4. 0000 (TOYOCOM	С _{XIN} = C _{XOUT} = 30pF C _{XIN} = C _{XOUT} = 30pF Л) C _{XIN} = C _{XOUT} = 20pF		
(2)	400KHz Ceramic Resonator CSB400B (MURATA) KBR-400B (KYOCERA)	C _{XIN} = C _{XOUT} = 220pF, R _{XOUT} = 6.8KΩ C _{XIN} = C _{XOUT} = 100pF, R _{XOUT} = 10KΩ		ХОИТ 400КHz

TYPICAL CHARACTERISTICS



INPUT/OUTPUT CIRCUITRY

(1) Control pins

Input/Output circuitries of the 47C446A control pins are shown below.

CONTROL PIN	1/0	CIRCUITRY	REMARKS
XIN XOUT	INPUT OUTPUT	OSC. enable	Resonator connecting pins (High frequency) $R = 1K\Omega$ (typ.) $R_f = 1.5M\Omega$ (typ.) $R_O = 2K\Omega$ (typ.)
XTIN XTOUT	INPUT OUTPUT		Resonator connecting pins (Low frequency) $R = 1K\Omega$ (typ.), $R_f = 15M\Omega$ (typ.) $R_O = 200K\Omega$ (typ.)
RESET	INPUT		Hysteresis input Pull-up resistor $R_{IN} = 220K\Omega$ (typ.) $R = 1K\Omega$ (typ.)
TEST	INPUT		Contained pull-down resistor R _{IN} = 70KΩ (typ.) R = 1KΩ (typ.)

(2) I/O Ports

The input/output circuitries of the 47C446A I/O ports are shown as below, any one of the circuitries can be chosen by a code (SA-SF) as a mask option.

PORT	1/0	INPL	REMARKS		
ко	Input	SA, SD	SB, SE	SC, SF	Pull-up/pull-down resistor R _{IN} = 70KΩ (typ.) R = 1KΩ (typ.)
R4	i/O		AIN selector	R	Sink open drain output (nitial "Hi-Z" $R = 1K\Omega (typ.)$ Analog input $R_A = 5K\Omega (typ.)$ $C_A = 12pF (typ.)$
R5 R6	1/0	SA, SB, SC	R R	SD, SE, SF	Sink open drain output or push-pull output R R = 1KΩ (typ.)
R7	1/0			 ≩ R	Sink open drain output Initial "Hi-Z" R = 1KΩ (typ.)
R8 R9	1/0			F T	Sink open drain output Initial "Hi-Z" Hysteresis input R = 1KΩ (typ.)

CMOS 4-BIT MICROCONTROLLER

TMP47C946AG

The 47C946A, which is equipped with an EPROM as program memory, is a piggyback type evaluator chip used for development and operational confirmation of the 47C446A application systems (programs). The 47C946A is pin compatible with the 47C446A which are mask-programed ROM devices.



PIN FUNCTION (Top of the package)

PIN NAME input / Output		FUNCTIONS		
A11 ~ A0	Output	Program memory address output		
17 ~ 10	Input	Program memory data input		
ĈĒ	Output	Chip enable signal output		
ŌĒ		Output enable signal output		
vcc	Power supply	+ 5V (connected with VDD)		
GND	Fower supply	0V (connected with VSS)		

A.C. CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	Min.	Тур.	Max.	UNIT
Address Delay Time	t _{AD}		-	-	150	ns
Data Setup Time t _{is}		$V_{SS} = 0V, V_{DD} = 4.5 \text{ to } 6.0V$ $C_L = 100 \text{ pF}$	150	-	_	ns
Data Hold Time	t _{IH}	Topr = - 30 to 70°C	50	-	-	ns

NOTES FOR USE

(1) Program memory

The program area is as shown in Figure 1.



Figure 1. Program area

(2) I/O ports

Input/Output circuitries of I/O ports in the 47C946A are similar to the code SA of the 47C446A. When this chip is used as evaluator with other I/O code, it is nacessary to provide the external resistors.



Figure 2. I/O code and external circuitry