TOSHIBA

32-Bit TX System RISC

TX19 Family TMP19A63F10XBG

Rev1.1

2008-3-28

32-Bit RISC Microprocessor TX19 Family <u>TMP19A63F10XBG</u>

1. Overview and features

TMP19A63 is equipped with the TX19A processor core that forms a high-performance 32-bit RISC processor series. The core was developed based on the MIPS32ISA that contains a 32-bit instruction set and the MIPS16eISA that contains an instruction set of high code efficiency. TOSHIBA uniquely integrated these two and the MIPS16e-TX TMASE (Application Specific Extension), which includes an extended instruction set of high code efficiency.

TMP19A63 is a 32-bit RISC microprocessor with a TX19A processor core and various peripheral functions integrated into one package. It can operate at low voltage with low power consumption.

Features of TMP19A63 are as follows:

- (1) TX19A processor core
 - 1) Improved code efficiency and operating performance have been realized through the use of two ISA (Instruction Set Architecture) modes 16- and 32-bit ISA modes.
 - The 16-bit ISA mode instructions are compatible with the MIPS16[™]ASE instructions of superior code efficiency at the object level.
 - The 32-bit ISA mode instructions are compatible with the TX39 instructions of superior operating performance at the object level.

RESTRICTIONS ON PRODUCT USE

20070701-EN GENERAL

- The information contained herein is subject to change without notice.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc.

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in his document shall be made at the customer's own risk.
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patents or other rights of TOSHIBA or the third parties.
- Please contact your sales representative for product-by-product details in this document regarding RoHS compatibility. Please use these products in this document in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.

2) Both high performance and low power dissipation have been achieved.

•High performance

- Almost all instructions can be executed with one clock.
- High performance is possible via a three-operand operation instruction.
- 5-stage pipeline
- Built-in high-speed memory
- DSP function: A 32-bit multiplication and accumulation operation can be executed with one clock.

•Low power consumption

- Optimized design using a low power consumption library
- Standby function that stops the operation of the processor core

3) High-speed interrupt response suitable for real-time control

- Independency of the entry address
- Automatic generation of factor-specific vector addresses
- Automatic update of interrupt mask levels
- (2) Internal program memory and data memory

Product name	Built-in ROM	Built-in RAM
TMP19A63CDXBG	512Kbyte	24Kbyte
TMP19A63F10XBG	1Mbyte(Flash)	48Kbyte

- ROM correction function: 8word×12 block
- (3) External memory expansion
 - Expandable to 16 megabytes (for both programs and data)
 - External data bus:

Separate bus/multiplexed bus : Coexistence of 8- and 16-bit widths is possible. Chip select/wait controller : 4 channels

Added CS recovery function (wait is inserted within RD (WR)[↑] - CS[↑])

(For 1 clock)

External wait X+2N-capable (X=2 to 7)

Changed ALE width

(4) DMA controller

: 8 channels

- Activated by an interrupt or software
- Data to be transferred to internal memory, internal I/O, external memory, and external I/O
 (5)16-bit timer
 36 channels
 - 16-bit interval timer mode
 - 16-bit event counter mode
 - 16-bit PPG output

 - Input capture function

2-phase pulse input counter function (2 channels assigned to perform this function): (6)32-bit timer

- 32-bit input capture register: 4 channels
- 32-bit compare register: 4 channels
- 32-bit time base timer: 2 channels
- (7) General-purpose serial interface: 11 channels
 - Selectable between the UART mode and the synchronization mode
- (8) Serial bus interface: 2 channels
 - Selectable between I²C bus mode/ the clock synchronization mode
- (9) 10-bit A/D converter (with S/H): 32 channels
 - An optional trigger by the internal timer

TOSHIBA

- Fixed channel/scan mode
- Single/repeat mode
- Top-priority conversion mode
- (11) Watchdog timer: 1 channel
- (12) Chip select/ wait controller: 6 channels

(13) Interrupt function

- CPU: 2 factors ...software interrupt instruction
 - Internal 83 factors...The order of precedence can be set over 7 levels (except the watchdog timer interrupt)
 - 39- independent-interrupt factors are included.
- External: 20 factors...The order of precedence can be set over 7 levels.

(Except for NMI interrupt)

```
8 factors, which are KWUP, are united as an interrupt factor.
```

- (14) Input and output ports: 212 pins
- (15) Standby function
 - Two stand-by modes (IDLE, STOP)
- (16) Clock generator
 - Built-in PLL (multiplication by 4)
 - Clock gear function: The high-speed clock can be divided into 1/1, 1/2, 1/4, 1/8.
- (17) Endian: Bi-endian (big-endian/little-endian)
 - Big endian

ng on aian				\sim	
Upper address	31 24	23 16	15 /8	7 0	Word address
	8	9	10	11	8
	4	5	6	1	4
	0		2	3	0
		< >			-

Lower address

- The most significant byte is 0 (bit 31-24).
- The address of the most significant byte specifies the word address.
- Little endian

Upper address	31 24	23 16	15 8	7 0	Word address
$\uparrow \qquad \qquad$	11	10	Ő	8	8
	7	6	5	4	4
	3	2	1	0	0

Lower address

- The least significant byte is 0 (bit 7-0).
- The address of the least significant byte specifies the word address.
- (18) Operating frequency
 - 54MHz (DVCC15 = 1.35V-1.65V)

(19) Operating voltage range


- Core: 1.35 1.65V
- I/O: 1.65 3.3 V
- ADC: 2.7 3.3 V

(20) Temperature range

- -20°C-85°C
- 0°C -70°C (Flash W/E)

(21) Package

• P-TFBGA289 (11mm×11mm, 0.5mm pitch)





2. Pin Layout and Pin Functions

This section shows the pin layout of TMP19A63 and describes the names and functions of input and output pins.

2.1 Pin Layout (Top view)

Fig. 2.1.1 shows the pin layout of TMP19A63.

19 A20	A18 A1	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1
19 B20	B18 B1	B17)	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1
19 C20	C1	\bigcirc	\sim	(C2	C1
19 D20	D1	D 17	D16	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4		D2	D1
19 E20	E1	E17	E16	E15	E14	E13	E12	E11	E10	E9	E8	E7	E6	E5	E4		E2	E1
19 F20	F1	F17	F16	\sim	((F5	F4		F2	F1
19 G20	G1	G17	G16		G14	G13	G12	G11	G10	G9	G8	G7		G5	G4		G2	G1
19 H20	H1	H17	H16	\bigcirc	IH14	H13	H12	H11	H10	H9	H8	H7		H5	H4		H2	H1
19. J20	$(\bigcirc$	J17	J16	5	J14	J13				J9	J8	J7		J5	J4		J2	J1
19 K20	К1	K17	K16	~	K14	K13			•		K8	K7		K5	K4		K2	K1
19 L20	্ৰি	147	L16	1	L14	<u>−</u> 13/	(1	L8	L7		L5	L4		L2	L1
19 M20) (M1	M1Z	M16		M14	M13	()			1	M8	М7		M5	M4		M2	M1
19 N20	/ N1	N17	N16	1	N14	N13	N12	N1/	N10	N9	N8	N7		N5	N4		N2	N1
19 P20	P1	P17	P16	1	P14	R13	P12	P11	P10	P9	P8	P7		P5	P4		P2	P1
19 R20	R1	R17	R16	(~	$\overline{)}$	$(\frown$			•			R5	R4		R2	R1
19 T20	T1	力17	T16	T15	T14	T13	T12	ЪЦ	T10	Т9	T8	T7	T6	T5	T4		T2	T1
19 U20	U1	Ú17	U16	1015	U14	U13	JU12	11U	U10	U9	U8	U7	U6	U5	U4		U2	U1
19 V20	V1				(-	-	$\overline{}$	7		-	-	-	-			V2	V1
19 W20	W18 W1	W17	W16	W15	W14	W13	W12	W11	W10	W9(W8	W7	W6	W5	W4	W3	W2	W1
19 Y20	Y18 Y1	Y17	Y16	Y15	Y14	Y13	Y12	¥11	Y10	Y9	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1
19 19 19	U1 V1 W18 W1	U17 W17	W16	U15 W15	U14 W14	U13 W13	W12	U11 W11	U10 W10	U9 W9	U8 W8	U7 W7	U6 W6	U5 W5	U4 W4		U2 V2 W2	U1 V1 W1

Fig. 2.1.1 Pin Layout Diagram (P-FBGA289)

					~		
PIN No.	PIN Name	PIN No.	PIN Name	PIN No.	PIN Name	PIN No.	PIN Name
A1	N.C(GND)	B1	N.C(GND)	C1	PL0/TC4IN	D1	PL2
A2	N.C(GND)	B2	N.C(GND)	C2	PL1/TC5IN	D2	PL3/TCOUTB0
A3	RESET	B3 ((PCST0				
A4	PCST1	B4	PC\$T2		$\overline{}$	D4	DVSS
A5	PCST3	B5	PCST4	$\left(\left(// \right) \right)$		D5	PQ0/DREQ2
A6	DCLK	B6	TOVR	$\nabla \mathcal{O}$		D6	TCK
A7	TDO	B7	TDI	\bigcirc		D7	DINT
A8	PP6/TPC6/TPD6	B8	PP7/TPC7/TPD7	Δ		D8	PO6/TPD6
A9	PP4/TPC4/TPD4	B9	PP5/TPC5/TPD5			D9	PO4/TPD4
A10	PP2/TPC2/TPD2	B10	PP3/TPC3/TPD3			D10	PO2/TPD2
A11	PP0/TPC0/TPD0	B11	PP1/TPC1/TPD1	7		D11	PO0/TPD0
A12	PJ4/TC1IN	B12	PJ5/SO1/SDA1			D12	PJ6/SI1/SCL1
A13	PJ2/SCLK8/CTS8	B13	PJ3/TC0IN			D13	PM6/TCOUTA0
A14	PJ0/TXD8	B14	PJ1/RXD8			D14	PM4/INT4
A15	PF6/SCLK1/CTS1	B15	PF7			D15	PM2/INT2
A16	PF4/TXD1	B16	PF5/RXD1			D16	PM0/INT0
A17 -	PF2/SCLK0/CTS0	B17/	PF3			D17	PG5/RXD3
A18	PF0/TXD0	B18	PF1/RXD0				
A19	N.C(GND)	B19	N.C(GND)	C19	PG7/TBTIN2	D19	PG4/TXD3
A20	N.C(GND)	B20	N.C(GND)	C20	PG6/SCLK3/CTS3	D20	PG3/TBTIN1
A20	N.C(GND)	B20	N.C(GND)	C20	PG6/SCLK3/CTS3	D20	PG3/TBTIN1

Table 2.1.1 Pin Names and Functions (1/3)

PIN No.	PIN Name	PIN No.	PIN Name	PIN No.	PIN Name	PIN No.	PIN Name
		-					
E1	PL4/TXD9	F1	PL6/SCLK9/CTS9	G1	P00/D0/AD0	H1	P02/D2/AD2
E2	PL5/RXD9	F2	PL7/TCOUTB1	G2	P01/D1/AD1	H2	P03/D3/AD3
	501/5101/0		200/222200	<u> </u>			
E4	PQ1/DACK2	F4	PQ2/DREQ3	G4	PK0/KEY0	H4	PK2/KEY2
E5	DVSS	F5	PQ3/DACK3	G5	PK1/KEY1	H5	PK3/KEY3
E6	TRST						
E7	TMS			G7	DVSSC	H7	PK4/KEY4
E8	PO7/TPD7			G8	EJE	H8	DVSSD
E9	PO5/TPD5			G9	DVCC33	((H9)	FVCC30
E10	PO3/TPD3			G10	DVCC34	H10	FVCC31
E11	PO1/TPD1			G11	DVCC34	> H11	FVCC15
E12	PJ7/SCK1			G12	DVCC34	<\H12	DVCC15
E13	PM7/TCOUTA1			G13	DVCC32		AVSS1
E14	PM5/INT5			G14	AVSS0	H14	P85/ANA13
E15	PM3/INT3						
E16	PM1/INT1	F16	P77/ANA7	G16	P87/ANA15	H16	P84/ANA12
E17	PG2/SCLK2/CTS2	F17	P76/ANA6	G17	P86/ANA14	H17	P83/ANA11
							\sim
E19	PG1/RXD1	F19	P75/ANA5	G19	P73/ANA3	H19 📈	P71/ANA1
E20	PG0/TXD2	F20	P74/ANA4	G20	P72/ANA2	H20	P70/ANA0
J1	P04/D4/AD4	K1	P06/D6/AD6	L1 (P10/D8/AD8/A8	MÍ	P12/D10/AD10/A10
J2	P05/D5/AD5	K2	P07/D7/AD7	L2 ((P11/D9/AD9/A9	M2	P13/D11/AD11/A11
					\bigcirc		
J4	P50/A0	K4	P52/A2	14	P54/A4	M4	(P56/A6
J5	P51/A1	K5	P53/A3	15	P55/A5	M5	P57/A7
	101/11	110	1 00//10		100/10		10///1
J7	PK5/KEY5	K7	PK6/KEY6		PK7/KEY7	M7	BW0
 	DVCC30	K8	DVCC30	L8.	DVCC30	M8	DVCC15
J9	DVSS	RO	DV0000		00000		DV0013
00	0100						
1			21	\sim)	
113		K13		113) M13	
J13	AVCC30	K13	AVREFH0	L13	AVREFH1) M13 M14	AVCC31
J13 J14	AVCC30 P82/ANA10	K13 K14	AVREFH0 PA7/ANB15	L13 L14	AVREFH1 PA4/ANB12) M13 M14	AVCC31 DVCC15
J14	P82/ANA10	K14	PA7/ANB15	└ L14	PA4/ANB12	M14	DVCC15
J14 J16	P82/ANA10 P81/ANA9	K14 K16	PA7/ANB15 PA6/ANB14	L14 L16	PA4/ANB12 PA3/ANB11	M14 M16	DVCC15 PA1/ANB9
J14	P82/ANA10	K14	PA7/ANB15	└ L14	PA4/ANB12	M14	DVCC15
J14 J16 J17	P82/ANA10 P81/ANA9 P80/ANA8	K14 K16 K17	PA7/ANB15 PA6/ANB14 PA5/ANB13	L14 L16 L17	PA4/ANB12 PA3/ANB11 PA2/ANB10	M14 M16 M17	DVCC15 PA1/ANB9 PA0/ANB8
J14 J16 J17 J19	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7	K14 K16 K17 K19	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5	L14 L16 L17 L19	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3	M14 M16 M17 M19	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1
J14 J16 J17 J19 J20	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6	K14 K16 K17 K19 K20	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4	L14 L16 L17 L19 L20	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2	M14 M16 M17 M19 M20	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0
J14 J16 J17 J19 J20 N1	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12	K14 K16 K17 K19 K20 P1	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14	L14 L16 L17 L19 L20 R1	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0	M14 M16 M17 M19 M20 T1	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2
J14 J16 J17 J19 J20	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6	K14 K16 K17 K19 K20	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4	L14 L16 L17 L19 L20	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2	M14 M16 M17 M19 M20	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0
J14 J16 J17 J19 J20 N1 N2	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13	K14 K16 K17 K19 K20 P1 P2	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15	L14 L16 L17 L19 L20 R1 R2	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1	M14 M16 M17 M19 M20 T1 T2	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3
J14 J16 J17 J19 J20 N1 N2 N4	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD	K14 K16 K17 K19 K20 P1 P2 R4	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W
J14 J16 J17 J19 J20 N1 N2	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13	K14 K16 K17 K19 K20 P1 P2	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15	L14 L16 L17 L19 L20 R1 R2	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1	M14 M16 M17 M19 M20 T1 T2 T4 T4 T5	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9
J14 J16 J17 J19 J20 N1 N2 N2 N4 N5	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR	K14 K16 K17 K19 K20 P1 P2 R4 P5	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1	K14 K16 K17 K19 K20 P1 P2 R4 P5 P7	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13
J14 J16 J17 J19 J20 N1 N2 N2 N4 N5 N7 N8	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1	K14 K16 K17 K19 K20 P1 P2 P4 P5 P7 P8	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST2 TEST3	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD	K14 K16 K17 K19 K20 P1 P2 P2 R4 P5 P7 P8 P9	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST2 TEST3 ENDIAN	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8 T9	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15	K14 K16 K17 K19 K20 P1 P2 R4 P5 P7 P8 P9 P10	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8 T9 T10	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10 N11	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15 DVCC15	K14 K16 K17 K19 K20 P1 P2 R4 P5 P7 P7 P8 P9 P10 P11	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI DVCC31	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8 T9 T10 T11	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA PN7/ADTRG-B
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10 N11 N12	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15 DVCC15 PLLSEL	K14 K16 K17 K19 K20 P1 P2 R4 P5 P7 P7 P8 P9 P10 P11 P12	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI DVCC31 DVCC31	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8 T9 T10 T11 T12	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA PN7/ADTRG-B PH1/RXD4
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10 N11 N12 N13	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15 DVCC15 PLLSEL DVSSF	K14 K16 K17 K19 K20 P1 P2 P2 P4 P5 P7 P7 P8 P9 P10 P11 P12 P13	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI DVCC31 DVCC31 CVSS	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA PN7/ADTRG-B PH1/RXD4 PH3/INT9
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10 N11 N12	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15 DVCC15 PLLSEL	K14 K16 K17 K19 K20 P1 P2 R4 P5 P7 P7 P8 P9 P10 P11 P12	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI DVCC31 DVCC31	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA PN7/ADTRG-B PH1/RXD4 PH3/INT9 PH5/RXD5
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10 N11 N12 N13	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15 DVCC15 PLLSEL DVSSF CVCC15	K14 K16 K17 K19 K20 P1 P2 P2 P4 P5 P7 P7 P8 P9 P10 P11 P12 P13	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI DVCC31 DVCC31 DVCC31 CVSS DVSS	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T7 T8 T9 T10 T11 T12 T13 T14 T15	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA PN7/ADTRG-B PH1/RXD4 PH3/INT9 PH5/RXD5 PH7/INTA
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10 N11 N12 N13	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15 DVCC15 PLLSEL DVSSF	K14 K16 K17 K19 K20 P1 P2 P2 P4 P5 P7 P7 P8 P9 P10 P11 P12 P13	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI DVCC31 DVCC31 CVSS	L14 L16 L17 L19 L20 R1 R2 R4	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA PN7/ADTRG-B PH1/RXD4 PH3/INT9 PH5/RXD5
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10 N11 N12 N13 N14	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15 DVCC15 PLLSEL DVSSF CVCC15	K14 K16 K17 K19 K20 P1 P2 R4 P5 P7 P7 P8 P9 P10 P11 P12 P13 P14	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI DVCC31 DVCC31 DVCC31 CVSS DVSS	L14 L16 L17 L19 L20 Ř1 R2 R4 R5	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ P35/*BUSAK	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T7 T8 T9 T10 T11 T12 T13 T14 T15	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA PN7/ADTRG-B PH1/RXD4 PH3/INT9 PH5/RXD5 PH7/INTA
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10 N11 N12 N13 N14 N16	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15 DVCC15 PLLSEL DVSSF CVCC15 PC7/TB0FIN1	K14 K16 K17 K19 K20 P1 P2 R4 P5 P7 P7 P8 P9 P10 P11 P12 P13 P14 P16	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI DVCC31 DVCC31 DVCC31 CVSS DVSS	L14 L16 L17 L19 L20 R1 R2 R4 R5 R4 R5	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ P35/*BUSAK P35/*BUSAK	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA PN7/ADTRG-B PH1/RXD4 PH3/INT9 PH5/RXD5 PH7/INTA DVSSG
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10 N11 N12 N13 N14 N16	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15 DVCC15 PLLSEL DVSSF CVCC15 PC7/TB0FIN1	K14 K16 K17 K19 K20 P1 P2 R4 P5 P7 P7 P8 P9 P10 P11 P12 P13 P14 P16	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI DVCC31 DVCC31 DVCC31 CVSS DVSS	L14 L16 L17 L19 L20 R1 R2 R4 R5 R4 R5	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ P35/*BUSAK P35/*BUSAK	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA PN7/ADTRG-B PH1/RXD4 PH3/INT9 PH5/RXD5 PH7/INTA DVSSG
J14 J16 J17 J19 J20 N1 N2 N4 N5 N7 N8 N9 N10 N11 N12 N13 N14 N16 N17	P82/ANA10 P81/ANA9 P80/ANA8 P97/ANB7 P96/ANB6 P14/D12/AD12/A12 P15/D13/AD13/A13 P30/*RD P31/*WR BW1 TEST1 BUSMD FVCC15 DVCC15 DVCC15 PLLSEL DVSSF CVCC15 PC7/TB0FIN1 PC6/TB0FIN0	K14 K16 K17 K19 K20 P1 P2 R4 P5 P7 P7 P7 P8 P9 P10 P11 P12 P13 P14 P16 P17	PA7/ANB15 PA6/ANB14 PA5/ANB13 P95/ANB5 P94/ANB4 P16/D14/AD14/A14 P17/D15/AD15/A15 P32/*HWR P33/*WAIT/*RDY TEST2 TEST3 ENDIAN *NMI DVCC31 DVCC31 DVCC31 DVCC31 CVSS DVSS PC5/TB0EIN1 PC4/TB0EIN0	L14 L16 L17 L19 L20 Ř1 R2 R4 R5 R4 R5 R4 R5	PA4/ANB12 PA3/ANB11 PA2/ANB10 P93/ANB3 P92/ANB2 P40/*CS0 P41/*CS1 P34/*BUSRQ P35/*BUSAK P35/*BUSAK P35/*BUSAK	M14 M16 M17 M19 M20 T1 T2 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17	DVCC15 PA1/ANB9 PA0/ANB8 P91/ANB1 P90/ANB0 P42/*CS2 P43/*CS3 P36/R/*W P61/A9 P63/A11 P65/A13 PN1/INT7 PN3/ADTRG-A PN5/RXDA PN7/ADTRG-B PH1/RXD4 PH3/INT9 PH5/RXD5 PH7/INTA DVSSG PC1/TB0CIN1

Table 2.1.1 Pin Names and Functions (2/3)



PIN No.	PIN Name	PIN No.	PIN Name	PIN No.	PIN Name	PIN No.	PIN Name
U1	P44/*CS4	V1	P46/SCOUT	W1	N.C(GND)	Y1	N.C(GND)
U2	P45/*CS5	V2	P47	W2	N.C(GND)	Y2	N.C(GND)
				W3	P21/A17/A1/A17	Y3	P20/A16/A0/A16
U4	P37/ALE			W4	P23/A19/A3/A19	Y4	P22/A18/A2/A18
U5	P60/A8			W5	P25/A21/A5/A21	Y5	P24/A20/A4/A20
U6	P62/A10			W6	P27/A23/A7/A23	Y6	P26/A22/A6/A22
U7	P64/A12			W7	P67/A15	YZ	P66/A14
U8	PN0/INT6			W8	PI1/RXD6	Y8	PI0/TXD6
U9	PN2/INT8			W9	PI3/INTB	((Y9	PI2/SCLK6/CLS6
U10	PN4/TXDA			W10	PI5/RXD7	¥10	PI4/TXD7
U11	PN6/SCLKA/CTSA			W11	PI7	<u>Y11</u>	PI6/SCLK7/CTS7
U12	PH0/TXD4			W12	PE1/TB17OUT	Y12	PE0/TB16OUT
U13	PH2/SCLK4/CTS4			W13	PE3/TB19OUT	/ Y1/3	PE2/TB18OUT
U14	PH4/TXD5			W14	PE5/SO0/SCA0	¥14	PE4/TB1AOUT
U15	PH6/SCLK5/CTS5			W15	PE7/SCKØ	Y15	PE6/SI0/SCL0
U16	PD2/TB11IN0			W16	PD1/TB10IN1	Y16	PD0/TB10IN0
U17	DVSSH			W17	PD4/TB12IN0	Y17	PD3/TB11IN1
				W18	PD6/TB14OUT	Y18	PD5/TB12IN1
U19	PC0/TB0CIN0	V19	PD7/TB15OUT	W19	N.C(GND)	Y19	N.C(GND)
U20	X2	V20	X1	W20	N.C(GND)	Y20 🔿	N.C(GND)

Table 2.1.1 Pin Names and Functions (3/3)

2.3 Pin Names and Functions

Tables 2.3 show the names and functions of input and output pins.

Pin name	No. of pins	Input or output	Function
P00~P07	8	Input/output	Port 0: Input/output port that allows input/output to be set in units of bits
D0~D7		Input/output	Data (lower): Data bus 0~7 (separate bus mode)
AD0~D7		Input/output	Address data (lower): Address data bus 0~7 (multiplexed bus mode)
P10~P17	8	Input/output	Port 1: Input/output port that allows input/output to be set in units of bits
D8~D15		Input/output	Data (upper): Data bus 8~15: (separate bus mode)
AD8~AD15		Input/output	Address data (upper): Address data bus 8~15 (multiplexed bus mode)
A8~A15		Output	Address: Address bus 8~15 (multiplexed bus mode)
P20~P27	8	Input/output	Port 2: Input/output port that allows input/output to be set in units of bits
A16~A23		Output	Address: Address bus 16~23 (separate bus mode)
A0~A7		Output	Address: Address bus 0~7 (multiplexed bus mode)
A16~A23		Output	Address: Address bus 16~23 (multiplexed bus mode)
P30	1	Input/output	Port 30:Input/output port (with pull-up)
*RD		Output	Read: Strobe signal for reading external memory
P31	1	Input/output	Port 31:Input/output port (with pull-up)
*WR		Output	Write: Strobe signal for writing data of D0 to D7 pins
P32	1	Input/output	Port 32:Input/output port (with pull-up)
*HWR		Output	Write upper-pin data: Strobe signal for writing data of D8 to D15 pins
P33	1	Input/output	Port 33:Input/output port (with pull-up)
*WAIT		Input	Wait: Pin for requesting CPU to put a bus in a wait state
*RDY		Input	Ready: Pin for notifying CPU that a bus is ready
P34	1	Input/output	Port 34:Input/output port (with pull-up)
*BUSRQ		Input	Bus request: Signal requesting CPU to allow an external master to take the bus control
			authority
P35	1	Input/output	Port 35:Input/output port (with pull-up)
*BUSAK		Output	Bus acknowledge: Signal notifying that CPU has released the bus control authority in response
			to *BUSREQ
P36	1	Input/output	Port 36:Input/output port (with pull-up)
R/*W		Øutput	Read/write: "1" shows a read cycle or a dummy cycle. "0" shows a write cycle.
P37	1	Input/output	Port 37:: Input/output port
ALE	<	Output	Address latch enable (address latch is enabled only if access to external memory is taking
			place, that is multiplex bus mode)
P40	1	Input/output	Port 40:Input/output port (with pull-up)
*CS0	$ \land \land$	Output	Chip select 0:"0" is output if the address is in a designated address area.
P41		Input/output	Port 41:Input/output port (with pull-up)
*CS1	\sim	Output	Chip select 1."0" is output if the address is in a designated address area.
P42	(1)	Input/output	Port 42:Input/output port (with pull-up)
*CS2	$\left(\right)$	Output	Chip select 2:"0" is output if the address is in a designated address area.
P43		Input/output	Port 43:Input/output port (with pull-up)
*CS3	\searrow	Output	Chip select 3:"0" is output if the address is in a designated address area.
P44	1	Input/output	Port 44:Input/output port (with pull-up)
*CS4		Output	Chip select 4:"0" is output if the address is in a designated address area.
P45	1	Input/output	Port 45:Input/output port (with pull-up)
*CS5		Output	Chip select 5:"0" is output if the address is in a designated address area.

Table 2.3 Pin Names and Functions (7	1/8)
--------------------------------------	------

Table 2.3 Pin Names and	Functions	(2/8)
-------------------------	-----------	-------

Pin name	No. of pins	Input or output	Function
P46 SCOUT	1	Input/output Output	Port 46: Input/output port System clock output: Selectable between high- and low-speed clock outputs, as in the case
00001		Output	of CPU
P47	1	Input/output	Port 47: Input/output port
P50~P57	8	Input/output	Port 5: Input/output port that allows input/output to be set in units of bits
A0~A7		Output	Address: Address bus 0~7 (separate bus mode)
P60~P67	1	Input/output	Port 60 ~67 :Input/output port
A8~A15		Output	Address: Address bus 4 (separate bus mode)
P70~P77	8	Input	Port 7:Port used exclusively for input
ANA0~ANA7		Input	Analog input: Input from A/D converter
P80~P87	8	Input	Port 8:Port used exclusively for input
ANA8~ANA15		Input	Analog input: Input from A/D converter
P90~P97	8	Input	Port 9:Port used exclusively for input
ANB0~ANB7		Input	Analog input: Input from A/D converter
PA0~PA7 ANB8~ANB15	8	Input Input	Port A: Port used exclusively for input Analog input: Input from A/D converter
	4	•	
PB0 TB8IN0	1	Input/output	Port B0:Input/output port 16-bit timer 8 input 0:For inputting the capture trigger of a 16-bit timer 8
PB1	1	Input Input/output	Port B1:Input/output port
TB8IN1	1	Input	
PB2	1		16-bit timer 8 input 1:For inputting the capture trigger of a 16-bit timer 8
TB9IN0	1	Input/output Input	Port B2:Input/output port 16-bit timer 9 input 0:For inputting the capture trigger of a 16-bit timer 9
PB3	4	•	Port B3:Input/output port
TB9IN1	1	Input/output	
PB4	4	Input	16-bit timer 9 input 1:For inputting the capture trigger of a 16-bit timer 9 Port B4:Input/output port
TBAIN0	1	Input/output Input	16-bit timer A input 0:For inputting the capture trigger of a 16-bit timer A
PB5	1	Input/output	Port B5:Input/output port
TBAIN1	1	Input	16-bit timer A input 1:For inputting the capture trigger of a 16-bit timer A
PB6	1	Input/output	Port B6:Input/output port
TBBIN0	'	Inputoutput	16-bit timer B input 0:For inputting the capture trigger of a 16-bit timer B
PB7	1	Input/output	Port B7:Input/output port
TBBIN1	'	Input	16-bit timer B input 1:For inputting the capture trigger of a 16-bit timer B
PC0	1 <	Input/output	Port C0:Input/output port
TBCIN0		Input	16-bit timer C input 0:For inputting the capture trigger of a 16-bit timer C/Two-phase counter
			input pin
PC1	<u>_ 1</u> _	Input/output	Port C1:Input/output port
TBCIN1	\leq	Input	16-bit timer C input 1:For inputting the capture trigger of a 16-bit timer C/Two-phase counter
	$\langle \rangle$	\sum	input/pin
PC2	Å	Input/output	Port C2:Input/output port
TBDINO		Input	16-bit timer D input 0:For inputting the capture trigger of a 16-bit timer D
PC3	\checkmark	Input/output	Port C3:Input/output port
TBDIN1	\geq	Input	16-bit timer D input 1:For inputting the capture trigger of a 16-bit timer D
PC4	1	Input/output	Port C4:Input/output port
TBEINO		Input	16-bit timer E input 0:For inputting the capture trigger of a 16-bit timer E
PC5	1	Input/output	Port C5:Input/output port
TBEIN1		Input	16-bit timer E input 1:For inputting the capture trigger of a 16-bit timer E
PC6	1	Input/output	Port C6:Input/output port
TBFIN0		Input	16-bit timer F input 0:For inputting the capture trigger of a 16-bit timer F
PC7	1	Input/output	Port C7:Input/output port
TBFIN1		Input	16-bit timer F input 1:For inputting the capture trigger of a 16-bit timer 10
PD0	1	Input/output	Port D0:Input/output port

Pin name	No. of pins	Input or output	Function
PD1	1	Input/output	Port D1:Input/output port
TB10IN1		Input	16-bit timer 10 input 1:For inputting the capture trigger of a 16-bit timer 10
PD2	1	Input/output	Port D2:Input/output port
TB11IN0		Input	16-bit timer 11 input 0:For inputting the capture trigger of a 16-bit timer 11
PD3	1	Input/output	Port D3:Input/output port
TB11IN1		Input	16-bit timer 11 input 1:For inputting the capture trigger of a 16-bit timer 11
PD4	1	Input/output	Port D4:Input/output port
TB12IN0	-	Input	16-bit timer 12 input 0:For inputting the capture trigger of a 16-bit timer 12 /Two-phase
_		•	counter input pin
PD5	1	Input/output	Port D5:Input/output port
TB12IN1		Input	16-bit timer 12 input 1:For inputting the capture trigger of a 16-bit timer 12 /Two-phase
		·	counter input pin
PD6	1	Input/output	Port D6:Input/output port
TB14OUT		Output	16-bit timer 14 output :16bit timer 14 variable PPG output
PD7	1	Input/output	Port D7:Input/output port
TB15OUT		Output	16-bit timer 15 output :16bit timer 15 variable PPG output
PE0	1	Input/output	Port E0:Input/output port
TB16OUT		Output	16-bit timer 16 output :16bit timer 16 variable PPG output
PE1	1	Input/output	Port E1:Input/output port
TB17OUT		Output	16-bit timer 17 output :16bit timer 17 variable PPG output
PE2	1	Input/output	Port E2:Input/output port
TB18OUT		Output	16-bit timer 18 output :16bit timer 18 variable PPG output
PE3	1	Input/output	Port E3:Input/output port
TB19OUT		Output	16-bit timer 19 output :16bit timer 19 variable PPG output
PE4	1	Input/output	Port E4/Input/output port
TB1AOUT		Output	16-bit timer 1A output :16bit timer 1A variable PPG output
PE5	1	Input/output	Port E5:Input/output port
SO0		Output	Pin for sending data if the serial bus interface operates in the SIO mode
SDA0		Input/output	Pin for sending and receiving data if the serial bus interface operates in the I2C mode(Input
		6	with Schmitt trigger) Open drain output pin
PE6	1	Input/output	Port E6:Input/output port
SI0		Input	Pin for receiving data if the serial bus interface operates in the SIO mode
SCL0		Input/output	Pin for inputting and outputting a clock if the serial bus interface operates in the I2C
		\sim	mode(Input with Schmitt trigger)
			Open drain output pin
PE7	<u> </u>	Input/output	Port E7:Input/output port
SCK0		Input/output	Pin for inputting and outputting a clock if the serial bus interface operates in the I2C mode
PF0	$\langle 1 \rangle$	Input/output	Port F0:Input/output port
TXD0	$\langle \rangle$	Input	Sending serial data 0: Open drain output pin depending on the program used
PF1	(1)	Input/output	Port F1 Input/output port
RXD0	\bigcirc	Input	Receiving serial data 0
PF2	1	Input/output	Port F2:Input/output port
*SCLK0		Input	Serial clock input/output 0 : Open drain output pin depending on the program used
CTS0		Input	Handshake input pin
PF3	1	Input/output	Port F3:Input/output port
PF4	1	Input/output	Port F0:Input/output port
TXD1		Input	Sending serial data 1: Open drain output pin depending on the program used
PF5	1	Input/output	Port F2 Input/output port
RXD1		Input	Receiving serial data 1
PF6	1	Input/output	Port F3:Input/output port
*SCLK1		Input	Serial clock input/output 1 : Open drain output pin depending on the program used
CTS1	<u> </u>	Input	Handshake input pin
PF7	1	Input/output	Port F7:Input/output port

Table 2.3 Pin I	Names and	Functions	(3/8)
-----------------	-----------	-----------	-------

Table 2.3 Pin Names and Functions $(4/8)$	
---	--

ng on the program used
ng on the program used
e timer
ie timer
se timer
/ /
the program used
ng on the program used
ng on the program used
se timer
the program used
\sum
9
ng on the program used
evel, rising edge and falling edge
the program used
ng on the program used
evel, rising edge and falling edge
11
the program used
ng on the program used
ng on the program used
evel, rising edge and falling edge
ver, hang euge and raining euge
the program used
ng on the program used

Pin name	No. of pins	Input or output	Function
PI7	1	Input/output	Port I7:Input/output port
PJ0	1	Input/output	Port J0:Input/output port
TXD8		Output	Sending serial data 8: Open drain output pin depending on the program used
PJ1	1	Input/output	Port J1 Input/output port
RXD8		Input	Receiving serial data 8
PJ2	1	Input/output	Port J2:Input/output port
*SCLK8		Input/output	serial clock input/output 8 : Open drain output pin depending on the program used
CTS8		Input	Handshake input pin
PJ3	1	Input/output	Port J3 Input/output port
TCOIN		Input	For inputting the capture trigger for 32-bit timer
PJ4	1	Input/output	Port J4 Input/output port
TC1IN		Input	For inputting the capture trigger for 32-bit timer
PJ5 SO1	1	Input/output	Port J5:Input/output port Pin for sending data if the serial bus interface operates in the SIO mode
SDA1		Output Input/output	Pin for sending data if the senal bus interface operates in the SIO mode Pin for sending and receiving data if the serial bus interface operates in the I2C mode(Input
SDAT		mput/output	with Schmitt trigger)
			Open drain output pin
PJ6	1	Input/output	Port J6:Input/output port
SI1		Input	Pin for receiving data if the serial bus interface operates in the SIO mode
SCL1		Input/output	Pin for inputting and outputting a clock if the serial bus interface operates in the I2C
			mode(Input with Schmitt trigger)
			Open drain output pin
PJ7	1	Input/output	Port J7:Input/output port
SCK1		Input/output	Pin for inputting and outputting a clock if the serial bus interface operates in the SIO mode
PK0	1	Input/output	Port K0:Input/output port
KEY0		Input	Key On Wake UP input 0 :(Input with Schmitt trigger with pull-up and Noise filter)
PK1	1	Input/output	Port K1:Input/output port
KYE1		Input	Key On Wake UP input 1:(Input with Schmitt trigger with pull-up and Noise filter)
PK2	1	Input/output	Port K2:Input/output port
KEY2		Input	Key On Wake UP input 2:(Input with Schmitt trigger with pull-up and Noise filter)
PK3	1	Input/output	Port K3:Input/output port
KEY3		Input	Key On Wake UP input 3:(Input with Schmitt trigger with pull-up and Noise filter)
PK4	1	Input/output	Port K4:Input/output port
KEY4	<	Input	Key On Wake UP input 4:(Input with Schmitt trigger with pull-up and Noise filter)
PK5	1	Input/output	Port K5:Input/output port
KEY5		Input	Key On Wake UP input 5 :(Input with Schmitt trigger with pull-up and Noise filter)
PK6		Input/output Input	Port K6:Input/output port
KEY6	4	Input/output	Key On Wake UR input 6 :(Input with Schmitt trigger with pull-up and Noise filter) Port K7:Input/output port
PK7 KEY7		Input	Key On Wake UP input 7 :(Input with Schmitt trigger with pull-up and Noise filter)
PL0	$\left(1 \right)$	Input/output	Port L0:Input/output port
TC4IN	\sum	Input	For inputting the capture trigger for 32-bit timer
PL1	1	Input/output	Port L1:Input/output port
TC5IN	\sum	Input	For inputting the capture trigger for 32-bit timer
PL2	1	Input/output	Port L2:Input/output port
PL3	1	Input/output	Port L3:Input/output port
TCOUTB0		Output	Outputting 32-bit timer if the result of a comparison is a match
PL4	1	Input/output	Port L4:Input/output port
TXD9		Output	Sending serial data 9: Open drain output pin depending on the program used
PL5	1	Input/output	Port L5 Input/output port
RXD9		Input	Receiving serial data 9
PL6	1	Input/output	Port L6:Input/output port
*SCLK9		Input/output	serial clock input/output 9 : Open drain output pin depending on the program used
CTS9		Input	Handshake input pin
PL7	1	Input/output	Port L7:Input/output port
TCOUTB1		Output	Outputting 32-bit timer if the result of a comparison is a match

Table 2.3 Pin Names and Functions (5/8)

Pin name	No. of pins	Input or output	Function
PM0 INT0	1	Input/output Input	Port M0:Input/output port Interrupt request pin 0: Selectable between "H" level, "L" level, rising edge and falling edge (Input with Schmitt trigger with Noise filter)
PM1 INT1	1	Input/output Input	Port M0:Input/output port Interrupt request pin 0: Selectable between "H" level, "L" level, rising edge and falling edge (Input with Schmitt trigger with Noise filter)
PM2 INT2	1	Input/output Input	Port M0:Input/output port Interrupt request pin 0: Selectable between "H" level, "L" level, rising edge and falling edge (Input with Schmitt trigger with Noise filter)
PM3 INT3	1	Input/output Input	Port M0:Input/output port Interrupt request pin 0: Selectable between "H" level, "L" level, rising edge and falling edge (Input with Schmitt trigger with Noise filter)
PM4 INT4	1	Input/output Input	Port M0:Input/output port Interrupt request pin 0: Selectable between "H" level, "L" level, rising edge and falling edge (Input with Schmitt trigger with Noise filter)
PM5 INT5	1	Input/output Input	Port M0:Input/output port Interrupt request pin 0: Selectable between "H" level, "L" level, rising edge and falling edge (Input with Schmitt trigger with Noise filter)
PM6	1	Input/output	Port M6:Input/output port
TCOUTA0		Output	Outputting 32-bit timer if the result of a comparison is a match
PM7	1	Input/output	Port M7:Input/output port
TCOUTA1		Output	Outputting 32-bit timer if the result of a comparison is a match
PN0 INT6	1	Input/output Input	Port N0:Input/output port Interrupt request pin 6: Selectable between "H" level, "L" level, rising edge and falling edge (Input with Schmitt trigger with Noise filter)
PN1 INT7	1	Input/output Input	Port N1:Input/output port Interrupt request pin 7: Selectable between "H" level, "L" level, rising edge and falling edge (Input with Schmitt trigger with Noise filter)
PN2 INT8	1	Input/output Input	Port N2:Input/output port Interrupt request pin 8: Selectable between "H" level, "L" level, rising edge and falling edge (Input with Schmitt trigger with Noise filter)
PN3	1	Input/output	Port N3:Input/output port
ADTRG-A		Input	Pin for starting A/D trigger or A/D converter from an external source
PN4	1	Input/output	Port N4:Input/output port
TXDA		Output	Sending serial data A: Open drain output pin depending on the program used
PN5	1 <	Input/output	Port N5 Input/output port
RXDA		Input	Receiving serial data A
PN6	1	Input/output	Port N6:Input/output port
*SCLK		Input/output	serial clock input/output A : Open drain output pin depending on the program used
CTSA		Input	Handshake input pin
PN7 ADTRG-B		Input/output	Port N7:Input/output port Pin for starting A/D trigger or A/D converter from an external source
PO0		Input/output	Port D0:Input/output port
TPD0		Output	Outputting trace data from the data access address: Signal for DSU-ICE
PO1		Input/output	Port D1:Input/output port
TPD1		Output	Outputting trace data from the data access address: Signal for DSU-ICE
PO2	1	Input/output	Port D2/Input/output port
TPD2		Output	Outputting trace data from the data access address: Signal for DSU-ICE
PO3	1	Input/output	Port D3:Input/output port
TPD3		Output	Outputting trace data from the data access address: Signal for DSU-ICE
PO4	1	Input/output	Port D4:Input/output port
TPD4		Output	Outputting trace data from the data access address: Signal for DSU-ICE

Table 2.3 Pin Names and Functions (6/8)

Pin name	No. of pins	Input or output	Function
PO5	1	Input/output	Port D5:Input/output port
TPD5		Output	Outputting trace data from the data access address: Signal for DSU-ICE
PO6	1	Input/output	Port D5:Input/output port
TPD6		Output	Outputting trace data from the data access address: Signal for DSU-ICE
P07	1	Input/output	Port D5:Input/output port
TPD7		Output	Outputting trace data from the data access address: Signal for DSU-ICE
PP0	1	Input/output	Port P0:Input/output port
TPC0 TPD0		Output	Outputting trace data from the program counter: Signal for DSU-ICE Outputting trace data from the data access address; Signal for DSU-ICE
PP1	1	Output Input/output	Port P1:Input/output port
TPC1	1	Output	Outputting trace data from the program counter: Signal for DSU-ICE
TPD1		Output	Outputting trace data from the data access address: Signal for DSU-ICE
PP2	1	Input/output	Port P2:Input/output port
TPC2	•	Output	Outputting trace data from the program counter: Signal for DSU-ICE
TPD2		Output	Outputting trace data from the data access address: Signal for DSU-ICE
PP03	1	Input/output	Port P3:Input/output port
TPC3		Output	Outputting trace data from the program counter: Signal for DSU-ICE
TPD3		Output	Outputting trace data from the data access address: Signal for DSU-ICE
PP4	1	Input/output	Port P4:Input/output port
TPC4		Output	Outputting trace data from the program counter: Signal for DSU-ICE
TPD4		Output	Outputting trace data from the data access address. Signal for DSU-ICE
PP5	1	Input/output	Port P5:Input/output port
TPC5		Output	Outputting trace data from the program counter; Signal for DSU-ICE
TPD5		Output	Outputting trace data from the data access address: Signal for DSU-ICE
PP6	1	Input/output	Port P6:Input/output port
TPC6		Output	Outputting trace data from the program counter: Signal for DSU-ICE
TPD6	-	Output	Outputting trace data from the data access address: Signal for DSU-ICE
PP7	1	Input/output	Port P7:Input/output port
TPC7 TPD7		Output	Outputting trace data from the program counter: Signal for DSU-ICE
PQ0	1	Output Input/output	Outputting trace data from the data access address: Signal for DSU-ICE Port_Q0:Input/output port
DREQ2	1	Input/output	DMA request signal 2: For inputting the request to transfer data by DMA from an external I/O
DREQZ		mput	device to DMA2
PQ1	1	Input/output	Port Q0:Input/output port
DACK2	-	Output	DMA acknowledge signal 2: Signal showing that DREQ2 have acknowledged a DMA
-			transfer request
PQ2	1	Input/output	Port Q2:Input/output port
DREQ3		Input	DMA request signal 3: For inputting the request to transfer data by DMA from an external I/O
			device to DMA3
PQ4	12	Input/output	Port Q3:Input/output port
DACK3		Output	DMA acknowledge signal 3: Signal showing that DREQ3 have acknowledged a DMA
		\searrow	transfer request
DCLK	1	Output	Debug clock: Signal for DSU-ICE
*EJE		Input	EJTAG enable: Signal for DSU-ICE(fixed to pull up)
			(Input with Schmitt trigger with Noise filter)
*DINT	1	Input	Debug interrupt: Signal for DSU-ICE(fixed to pull up)
			(Input with Schmitt trigger with Noise filter)
PCST0	1	Output	PC trace status: Signal for DSU-ICE
PCST1	1	Output	PC trace status: Signal for DSU-ICE
PCST2	1	Output	PC trace status: Signal for DSU-ICE
PCST3	1	Output	PC trace status: Signal for DSU-ICE
PCST4	1	Output	PC trace status: Signal for DSU-ICE
*DINT	1	入力	Debug interrupt: Signal for DSU-ICE
TOVR	1	Output	Outputting the status of PD data overflow status: Signal for DSU-ICE
тск	1	Input	Test clock input: Signal for DSU-ICE(fixed to pull up)
TMC	4	lanet	(Input with Schmitt trigger with Noise filter)
TMS	1	Input	Test mode select input: Signal for DSU-ICE(fixed to pull up)
			(Input with Schmitt trigger)

Table 2.3 Pin Names and Functions (7/8)

Pin name	No. of pins	Input or output	Function
TDI	1	Input	Test data input: Signal for DSU-ICE (fixed to pull up) (Input with Schmitt trigger)
TDO	1	Output	Test data output: Signal for DSU-ICE
*TRST	1	Input	Test reset input: Signal for DSU-ICE(fixed to pull down) (Input with Schmitt trigger with Noise filter)
*RESET	1	Input	Reset:Intializing LSI (fixed to pull down) (Input with Schmitt trigger with Noise filter)
X1/X2	2	Input/output	Pin for connecting a high-speed oscillator (X1:Input with Schmitt trigger)
*NMI	1	Input	Non-maskable interrupt request pin :(with Schmitt trigger)
BUSMD	1	Input	Pin for setting an external bus mode: This pin functions as a multiplexed bus by sampling the "H (DVCC15) level" at the rise of a reset signal. It also functions as a separate bus by sampling "L" at the rise of a reset signal. When performing a reset operation, pull it up or down according to a bus mode to be used. Input with Schmitt trigger.
ENDIAN	1	Input	Pin for setting endian: This pin is used to set a mode. It performs a big-endian operation by sampling the "H (DVCC15) level" at the rise of a reset signal, and performs a little-endian operation by sampling "L" at the rise of a reset signal. When performing a reset operation, pull it up or down according to the type of endian to be used. Input with Schmitt trigger.
PLLSEL	1	Input	Pin for setting PLL operation with MASK (Input with Schmitt trigger) High(DVCC15) :11~13.5MHz(=X1) Low:8~11MHz(=X1) When performing a reset operation, pull it up or down according to the type of oscillator to be used.
BW0	1	Input	TEST pin: To be fixed to DVCC15:(Input with Schmitt trigger)
BW1	1	Input	TEST pin: To be fixed to DVCC15:(Input with Schmitt trigger)
TEST1	1	Input	TEST pin: Set to OPEN
TEST2	1	Input	TEST pin: Set to OPEN
TEST3	1	Input	TEST pin: Set to OPEN
AVREFH0	1	Input	Reference power supply pin for the A/D converter (H)
			If the A/D converter is not used, connect (fix) this pin to AVCC3x.
AVREFH1	1	Input	Reference power supply pin for the D/A converter (H)
			If the A/D converter is not used, connect (fix) this pin to AVCC3x.
AVSS0	1		GND pin (0 V) for the D/A converter (0V), Connect this pin to GND even if the D/A converter is not used.
AVCC30	1 <		Power supply pin for the A/D converter. Connect this pin to power supply even if the A/D converter is not used.
AVCC31	1		Power supply pin for the A/D converter. Connect this pin to power supply even if the A/D converter is not used.
AVSS1	\mathbb{X}	~~	GND pin (0 V) for the D/A converter (0V) _o Connect this pin to GND even if the D/A converter is not used.
CVCC15			Power supply pin for a high-frequency oscillator: 1.5 V power supply
CVSS	1	-	GND pin (0V) for a high-frequency oscillator
DVCC15	4	~	Power supply pin: 1.5 V power supply
DVCC30	4	(.(Rower supply pin: 3 V power supply
DVCC31	\sim_2		Power supply pin: 3 V power supply
DVCC32	1	- < </td <td>Power supply pin: 3 V power supply</td>	Power supply pin: 3 V power supply
DVCC33	1	-	Power supply pin: 3 V power supply
DVCC34	3	-	Power supply pin: 3 V power supply
DVSS	9	_	Power supply pin: GND pin (0V)
FVCC3	2		Power supply pin: 3 V power supply(for FLASH)
FVCC15	2		Power supply pin: 1.5 V power supply(for FLASH)

2.4 Pin Names and Power Supply Pins

			appiloo	-
Power		Voltage	Power	
supply	Pin number	range	supply	
P0	DVCC30	PL	DVCC33	
P1	DVCC30	PM	DVCC32	\geq
P2	DVCC30	PN	DVCC31	$\left(\left(\right) \right)$
P3	DVCC30	PO	DVCC34	
P4	DVCC30	PP	DVCC34	())
P5	DVCC30	PQ	DVCC34	\mathcal{D}
P6	DVCC30	*NMI	DVCC15	
P7	AVCC30	PCST4~0	DVCC34	
P8	AVCC30	DCLK	DVCC34	
P9	AVCC31	*EJE	DVCC34	Ó
PA	AVCC31	*TRST/	DVCC34	G
PB	DVCC31	TD	DVCC34	
PC	DVCC31	TDO	DVCC34	
PD	DVCC31	TMS	DVCC34	
PE	DVCC31	TCK	DVCC34	$\langle \rangle \rangle$
PF	DVCC32	*DINT	DVCC34	\sim
PG	DVCC32	*RESET	DVCC15)
PH	DVCC31	PLLSEL	DVCC15	
PI	DVCC31	X1, X2	CVCC15	
PJ	DVCC32	BUSMD	DVCC15	
PK /	DVCC33	BW0, BW1	DVCC15	
				-

Table 2.4 Pin Names and Power Supplies

2.5 Pin Numbers and Power Supply Pins

TUDIO L.		
Power		
supply	Pin number	Voltage range
DVCC15	M8,M14,N11,H12	1.35V~1.65V
DVCC3	G9,G10,G11,G12, G13,J8,K8,L8,P11, P12,	2.7V~3.3V
AVCC	J13,M13	2.7V~3.3V
CVCC15	N14	1.35V~1.65V
FVCC15	H11,N10	1.35V~1.65V
FVCC3	H9,H10	2.7V~3.3V

Table 2.5 Pin Numbers and Power Supplies

3. Processor Core

The TMP19A63 has a high-performance 32-bit processor core (TX19A processor core). For information on the operations of this processor core, please refer to the "TX19A Family Architecture."

This chapter describes the functions unique to the TMP19A63 that are not explained in that document.

3.1 Reset Operation

To reset the device, ensure that the power supply voltage is in the operating voltage range, the oscillation of the internal high-frequency oscillator has stabilized at the specified frequency and that the $\overrightarrow{\text{RESET}}$ input has been "0" for at least 12 system clocks (1.78 µs during external 13.5 MHz operation).

Note that the PLL multiplication clock is quadrupled and the clock gear is initialized to the 1/8 mode during the reset period.

- When the reset request is authorized, the system control coprocessor (CP0) register of the TX19A processor core is initialized. For further details, please refer to the chapter about architecture.
- After the reset exception handling is executed, the program branches off to the exception handler. The address to which the program branches off (address where exception handling starts) is called an exception vector address. This exception vector address of a reset exception (for example, non-maskable interrupt) is 0xBFC0_0000H (virtual address).
- The register of the internal I/O is initialized.
- The port pin (including the pin that can also be used by the internal I/O) is set to a general-purpose input or output port mode.

(Note 1) Set the RESET pin to "0" before turning the power on. Perform the reset after the power supply voltage has stabilized sufficiently within the operating range.

(Note 2) The reset operation can alter the internal RAM state, but does not alter data in the backup RAM.

(Note 3) After turning the power on, make sure that the power supply voltage and oscillation have stabilized, wait for 500 μ s or longer, and perform the reset.

(Note 4) In the FLASH program, the reset period of 0.5 μs or longer is required independently of the system clock.

(Note 5) Please be sure to turn the 1.5V power supply for core on first and then turn the 3V power supply for I/O on.

TOSHIBA

4. Memory Map

Fig. 4.1 & Fig 4.2 shows the memory map of the TMP19A63.

1) For 1024KB ROM/ 48KB Type (TMP19A63F10XBG)




Fig. 4.2 Memory Map

TOSHIBA




(Note 1)	The internal ROM is mapped to: 0x1FC0_0000~0x1FCF_FFFF (1024KB)
	0x1FC0_0000~0x1FC7_FFFF (512KB) The internal RAM is mapped to: 0xFFFF_2000~0xFFFF_DFFF (48KB) 0xFFFF_8000~0xFFFF_DFFF (24KB)
(Note 2)	For the TMP19A63, a physical space of only 16 MB is available as external address space to be accessed. It is possible to place this 16-MB physical address space in a chip select area of your choice inside the 3.5-GB physical address space of the CPU. However, it is not possible to set internal memory, internal I/O space and reserved areas.
(Note 3)	Do not place an instruction in the last four words of a physical area. Internal ROM: 0x1FCF_FFF0 ~ 0x1FCF_FFFF(1024KB)
	Internal ROM: 0x1FC7_FFF0 ~ 0x1FC7_FFFF (512KB) The last four words of an area where memory is mounted for external ROM extension (this varies depending on the system of the user).

5. Clock/Standby Control

5.1 Operation Mode

The system operation modes contain the standby modes in which the processor core operations are stopped to reduce power consumption. Fig. 5.1 State Transition Diagram of Each Operation Mode is shown below



PLLSEL pin:to select frequency that adjusts to PLL depending on the clock frequency connected to X1,X2 pins X1 PLL output Fc PLLSEL 1: 11-13.5MHz => 44-54MHz ====> 44-54MHz

```
0: 8-11 MHz => 64-88MHz =1/2=> 32-44MHz
```

5.3 Clock System Block Diagram

5.3.1 Main System Clock


- Allows for oscillator connection or external clock input.
- Sets PLLON (quadrupled) at reset
- Selects PLL setting that corresponds to X1 input frequency by PLLSEL pin
- <u>Clock gear: 1,1/2, 1/4,1/8 (Default is 1/8)</u>
- Input frequency (high frequency)

 Input 	frequency (high frequency	uency)		\mathcal{O}
	Input frequency range	Maximum operating frequency	Lowest operating frequency	
PLLSEL="H" or "L" (both oscillator and external input)	8~13.5 (MHz)	54 MHz	4 MHz	
				5
			C	
	G			/
	(ζ)			
6			>	
		\rightarrow		
	E C			
\searrow				

5.3.2 Clock Gear

- Divides high speed clock into 1/1, 1/2, 1/4 and 1/8.
- The internal I/O prescaler clock ϕ T0: fperiph/2, fperiph/4, fperiph/8 and fperiph/16

Fig. 5.3.2 shows a system clock transition diagram.



5.4 CG Registers

		7	6	5	4	3	2	1	0
SYSCR0	bit Symbol	XEN		RXEN			WUEF	PRCK1	PRCK0
(0xFFFF_EE00)	Read/Write	R/W	R/W	R/W	R/W	R	R/W	R/W	R/W
	After reset	1	1	1	1	0	Ó	0	0
	Function	High-speed	Write "1".	Write "1".	Write "1".	This can be	Write "0".	Select presca	ler clock
		oscillator				read as "0."	$(\bigcirc$	00:fperiph/16	
		0: Stop						01:fperiph/8	
		1: Oscilla-						10:fperiph/4	
		tion					$(\alpha) \wedge $	11:fperiph/2	
						\sim	$(\vee /))$		
		15	14	13	12	11	10	9	8
SYSCR1	Bit symbol		SYSCKFL	SYSCK	FPSEL	SGEAR	GEAR2	GEAR1	GEAR0
0.00111	Direyinder		G	010011					02/
(0xFFFF_EE01)	Read/Write	R	R	R/W	R/W		R/W	R/W	R/W
	After reset	0	0	0	0	0	1 /		1
	Function	This can be	This can be	Write "0".	Select	Write "0".	Select gear of	high-speed cloc	k (fc)
		read as "0."	read as "0."		fperiph	Z S)	000: fc 100): fc1/2	
					0:fgear	\bigcirc	001: reserved	101: reserved	
					1;fc		010: reserved	110: fc1/4	
					$ \langle \rangle$	>	011: reserved	111: fc1/8	
		23	22	21	20	19		17	16
SYSCR2	Bit symbol	DRVOSCH		WUPT1	WUPTO	STBY1	STBY0		DRVE
(0xFFFF_EE02)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
	After reset	0	0	1	Ŏ	1 (()	$\langle \rangle 1$	0	0
	Function	High-speed	Write "0".	Select oscillat	or warm-up	Select stand-t	y mode	This can be	1: Drive the
		oscillator current		time	> /	00:reserved		read as "0."	pin even at
		control		00:no WUP	·	01:STOP			the STOP
		0: High		01:28/ oscillat	ing frequency	10:reserved			mode.
		capability	()	10:214/ oscillat	ting	11:IDLE			
		1: Low		frequency					
		capability	\square	11:2 ¹⁶ / oscillat	ing frequency				
		31	30	29	28	27	26	25	24
SYSCR3	Bit symbol		SCOSEL1	SCOSEL0	ALESEL				
(0xFFFF_EE03)	Read/Write	R	R/W	R/W	R/W	\checkmark		R	
	After reset	0	0	1	1	0	0	0	0
	Function	This can be	Select SCOU	T output	Set ALE	This can be re	ead as "0."		
	/	read as "0."	00:reserved	$\sim ($	output width				
	<	\square	01:fperiph		0:fsys×1				
		$\langle \cdot \rangle$	10:fsys		1:fsys×2				
			11:φΤΟ 🤇		>				

5.4.1 System Control Registers

• Don't switch the SYSCK and the GEAR<2:0> simultaneously.

• If the system enters the STOP mode with SYSCR2<DRVOSCH> set at 1 (low capability), the setting will change to 0 (high capability) after the STOP mode is released.

SYSCK can be switched when XEN is set to "1."

(Note) Restriction to use clock gear

To activate peripheral I/O, use fc, fc1/2, fc1/4 or fc1/8 for SYSCR1<GEAR2:0>. Otherwise, it cannot operate properly.

5.5 System Clock Controller

By resetting the system clock controller, the controller status switches to single clock mode and is initialized to $\langle XEN \rangle =$ "1 and $\langle GEAR2:0 \rangle =$ "111" and the system clock fsys changes to fc/8. (fc=fosc (original oscillation frequency)×4, because the original oscillation is quadrupled by PLL.) For example, when a 13-MHz oscillator is connected to the X1 or X2 pin, fsys becomes 6.25 MHz (=13.5×4×1/8) after the reset.

Similarly, when the oscillator is not connected and an external oscillator is used to input a clock instead, fsys becomes the frequency obtained from the calculation "input frequency×4×1/8."

(Note)Set the system clock frequency to be 4MHz or more as the default.

5.5.1 Oscillation Stabilization Time (Switching between the NORMAL and STOP modes)

The warm-up timer is provided to confirm the oscillation stability of the oscillator when it is connected to the oscillator connection pin. The warm-up time can be selected by setting the SYSCR2<WUPT1:0> depending on the characteristics of the oscillator.

Table 5.5.1 shows warm-up time at switching.

- (Note 1) The time for warm-up is required even when an external clock (oscillator, etc.) is used and providing stable oscillation because the internal PLL is used even in this case.
- (Note 2) The warm-up timer operates according to the oscillation clock, and it can contain errors if there is any fluctuation in the oscillation frequency. Therefore, the warm-up time should be taken as approximate time.

	Table 5.5.1 Warm-up T) Fime
\checkmark	Warm-up time options	High speed clock
\sim	SYSCR2 <wupt1:0></wupt1:0>	(fosc)
	01 (2 ⁸ / oscillating frequency)	18.963(µs)
	10 (2 ¹⁴ / oscillating frequency)	1.214(ms)
ク	11 (2 ¹⁶ / oscillating frequency)	4.855(ms)

These values are calculated under the following conditions:fosc = 13.5MHz

<Example 1> Transition from STOP mode to NORMAL mode SYSCR2<WUPT1:0>="xx": Select the warm-up time SYSCR0<XEN>="1" :Enable the high speed oscillation (fosc)

> <u>SYSCR1<SYSCK>="0"</u>:Switch the system clock to high speed (fgear) <u>SYSCR1<SYSCKFLG>Read</u>:"0"(confirm the current system is fgear)

5.5.2 System Clock Pin Output Function

The system clock, fsys, fsys/2 or fs, can be output from the P46/SCOUT pin. By setting the port 4 related registers, P4CR<P46C> to "1" and P4FC<P46F> to "1," the P46/SCOUT pin becomes the SCOUT output pin. The output clock is selected by setting the SYSCR3<SCOSEL1:0>.

Table 5.5.2 shows the pin states in each standby mode when the P46/SCOUT pin is set to the SCOUT output.

NOD			Stand-by mode
NORI		IDLE	STOP
	Reser	is allowed.	
Output the fperiph clock.			Fixed to "0" or "1".
Output the fsys clock.			Fixed to 0 of 1.
Output the ΦT0 clock.	Fix to "0".	Output the ΦT0 clock.	Fixed to "0".
	Ou Output the	Output the fperiph clo Output the fsys cloc Output the Fix to "0".	IDLE Reserved. No other setting Output the fperiph clock. Output the fsys clock. Output the Fix to "0".

Table 5.5.2 SCOUT Output State in Each Standby Mode

(Note) The phase difference (AC timing) between the system clock output by the SCOUT and the internal clock is not guaranteed.


5.5.3 Reducing the Oscillator Driving Capability

This function is intended for restricting oscillation noise generated from the oscillator and reducing the power consumption of the oscillator when it is connected to the oscillator connection pin.

Setting the SYSCR2<DRVOSCH> to "1" reduces the driving capability of the high-speed oscillator. (low capability).

This is reset to the default setting "0." When the power is turned on, oscillation starts with the normal driving capability (high capability). This is automatically set to the high driving capability state (<DRVOSCH> ="0") whenever the oscillator starts oscillation due to mode transition.

• Reducing the driving capability of the high-speed oscillator



5.6 Prescaler Clock Controller

Each internal I/O (TMRB0 to 23, TMRCA to B, SIO0 to A and SBI0 to 1) has a prescaler for dividing a clock. The clock ϕ T0 to be input to each prescaler is obtained by selecting the "fperiph" clock, which is divided according to the setting of SYSCR0<PRCK1:0>, from the SYSCR1<FPSEL>. After the controller is reset, fperiph/16 is selected as ϕ T0. For details, please refer to Fig. 5.3 System Clock Transition Diagram.

5.7 Clock Multiplication Circuit (PLL)

This circuit outputs the fpll clock that is quadruple of the high-speed oscillator output clock, fosc. This lowers the oscillator input frequency while increasing the internal clock speed.

5.8 Standby Controller

The TX19A core has several low-consumption modes. To shift to the STOP or IDLE (Halt or Doze) mode, set the RP bit in the CPO status register, and then execute the WAIT instruction.

Before shifting to the mode, you need to select the standby mode at the system control register (SYSCR2).

The IDLE and STOP modes have the following features:

IDLE: Only the CPU is stopped in this mode.

The internal I/O has one bit of the ON/OFF setting register for operation at the IDLE mode in the register of each module. This enables operation settings at the IDLE mode. When the internal I/O has been set not to operate in the IDLE mode, it stops operation and holds the state when the system enters the IDLE mode.

Table-5.8 shows a list of IDLE setting registers.

Table 5.8 Internal I/O setting registers for the IDLE mode					
	Internal I/O	IDLE mode setting register			
	TMRB0~23	Textron <l2tbx></l2tbx>			
	твта~в	TBTxRUN <i2tbt></i2tbt>			
	SIO0~A	SCxMOD1 <i2sx></i2sx>			
	SBI	SBIxBR0 <i2sbi></i2sbi>			
	A/DC A ₇ B	ADxMOD1 <i2ad></i2ad>			
	WDT	WDMOD <i2wdt></i2wdt>			

(Note 1) The Halt mode is activated by setting the RP bit in the status register to "0," executing the WAIT command and shifting to the standby mode. In this mode, the TX19A processor core stops the processer operation while holding the status of the pipeline. The TX19A gives no response to the bus control authority request from the internal DMA, so the bus control authority is maintained in this mode.

(Note 2) The Doze mode is activated by setting the RP bit in the status register to "1" and shifting to the standby mode. In this mode, the TX19A processor core stops the processer operation while holding the status of the pipeline. The TX19A can respond to the bus control authority request given from the outside of the processor core.

STOP: All the internal circuits are brought to a stop.

5.8.1 CG Operations in Each Mode

Clock source	Mode	Oscillation circuit	PLL	Clock supply to peripheral I/O	Clock supply to CPU
Oscillator	Normal	0	0	0	0
	Idle (Halt)	0	0	Selectable	×
	Idle (Doze)	0	0	Selectable	×
	Stop	×	×	×	×

Table 5.8.1	Status of CG in Each Operation Mode

O: ON or clock supply \times : OFF or no clock supply

5.8.2 Block Operations in Each Mode

Table 5.8.2 Block Operating Status in Each Operation Mode

Block	NORMA L	IDLE (Doze)	IDLE (Halt)	STOP	$\hat{\boldsymbol{y}}$
TX19A processor core DMAC INTC External bus I/F IO port	0 0 0 0 0	× 0 0 0 0	× × × ×		
ADC SIO I2C TMRB TMRC WDT 2-phase counter	0000000	ON/OFF see each module	electable for	× × × × × ×	
KWUP CG High speed oscillator < (fc)	000		0 0 0	0 X X	

O: ON X: OFF

5.8.3 Releasing the Standby State

The standby state can be released by an interrupt request when the interrupt level is higher than the interrupt mask level, or by the reset. The standby release source that can be used is determined by a combination of the standby mode and the state of the interrupt mask register <IM15:8> assigned to the status register in the system control coprocessor (CPO) of the TX19A processor core. Details are shown in Table 5.8.3 Standby Release Sources and Standby Release Operations.

• Release by an interrupt request

Operations of releasing the standby state using an interrupt request vary depending on the interrupt enabled state. If the interrupt level specified before the system enters the standby mode is equal to or higher than the value of the interrupt mask register, an interrupt handling operation is executed by the trigger after the standby is released, and the processing is started at the instruction next to the standby shift instruction (WAIT instruction). If the interrupt request level is lower than the value of the interrupt mask register, the processing is started with the instruction next to the standby shift instruction (WAIT instruction) without executing an interrupt handling operation. (The interrupt request flag is maintained at "1.") For a non-maskable interrupt, an interrupt handling is executed after the standby state is released irrespectively of the mask register value.

• Release by the reset

Any standby state can be released by the reset. It initializes the setting (the precedent status of the stand-by is maintained in the case of release by the interrupt).

Note that releasing of the STOP mode requires sufficient reset time to allow the oscillator operation to become stable (it must be longer than "the time required for stable oscillation + 500μ s").

Please refer to "6. Interrupt" for details of interrupts for STOP and IDLE release and ordinary interrupts

Ir	Interrupt accepting state		Interrupt enable EI="1"		Interrupt disable EI= "0"		
Stand-by mode		and-by mode	IDLE (programmable)	STOP	IDLE (programmable)	STOP	
		INTNMI	Ø	0	Ø	\odot	
		INTWDT	O	×	Ø	-	
ŝ	Inte	INT0~B	Ø	Ø	o())	> o	
Stand-by release source		KWUP00~7	Ø	Ø	0	0	
		INTTB0~23	Ø	×	(\emptyset)	×	
	Interrupt	INTTBT/CAPG/CMPG	Ø	×	0	×	
	pţ	INTRX0~A,INTTX0~A	Ø	×	0	×	
		INTADA/INTADHPA/	O	×	()ø	×	
		INTADM	Ô	×	0	×	
		INTADB/INTADHPB	Ô	× A(• •	×	
		INTDMAx	Ø	×	0	×)	
	RESET		O		\rangle \otimes \angle	\bigcirc	

Table 5.8.3 Standby Release Sources and Standby Release Operations

(Interrupt level)>(Interrupt mask)

Starts the interrupt handling after the standby mode is released. (The LSI is initialized by the reset.)
Starts the processing at the address next to the standby instruction (without executing the interrupt handling) after the standby mode is released.

x: Cannot be used for releasing the standby mode.

-: Cannot execute masking with an interruption mask when a non-maskable interrupt is selected.

5.8.4 STOP Mode

In the STOP mode, all the internal circuits, including the internal oscillators, are brought to a stop. The pin states in the STOP mode vary depending on the setting of the SYSCR2<DRVE>. Table 5.8.4 shows the pin states in the STOP mode. When the STOP mode is released, the system clock output is started after the elapse of warm-up time at the warm-up counter to allow the internal oscillators to stabilize. After the STOP mode is released, the system returns to the operation mode that was active immediately before the STOP mode (NORMAL), and starts the operation.

It is necessary to make these settings before the instruction to enter the STOP mode is executed. Specify the warm-up time at the SYSCR2<WUPT1:0>.

(Note)To shift from the NORMAL mode to the STOP mode on the TMP19A63, do not set the SYSCR2<WUPT1:0> to "00" or "01" for the warm-up time setting. The internal system recovery time cannot be satisfied when the system recovers from the STOP mode.


Table 5.8.4	Warm-up Settings for	r Transitions of	Operation Modes)
-------------	----------------------	------------------	------------------------	---

Transition of	Warm-up setting
operating mode	
NORMAL→IDLE	Not required
NORMAL→STOP	Not required
IDLE→NORMAL	Not required
STOP→NORMAL	Required

TOSHIBA

5.8.5 Recovery from the STOP Mode

1. Transition of operation modes: NORMAL -> STOP -> NORMAL



D'			
Pin name	Input/Output	<drve>=0</drve>	<drve></drve>
P00~P07	Input mode	-	-
	Output mode	-	Output
	AD0~AD7, D0~D7	-	-
P10~P17	Input mode	-	-
	Output mode, A8~A15	- ^	Output
	AD8~AD15, D8~D15	-	-
P20~P27	Input mode	- 6	Input
	Output mode, A0~A7/A16~A23	_ ((Output
P30 (*RD), P31	Output pin	-	Output
(*WR)		(0)	Culput
P32,P35,P36	Input mode	PU*	Input
1 52,1 55,1 56	Output mode,*HWR,*BUSAK,R/W_	PU*	Output
P33	Input mode, *WAIT, *RDY		
P33	Output mode	PU PU*	Input
D O (Output
P34	Input mode	PU*	Input
	Output mode	PU*	Output
	BUSRQ	PU	Input
P37 (ALE)	Input mode) - 🔿	Input
	Output mode	- ~ ~	Output
	ALE(Output mode)	-	<u> </u>
P40~P45	Input mode	PU*	Input
	Output mode,CS0~CS5	PU*)) Output
P46 (SCOUT)	Input mode	(Input
	Output mode	$\left(\left(\frac{1}{2} \right) \right)$	Output
P47	Input mode		Input
	Output mode		Output
P50~P57	Input mode)	Input
100107	Output mode, A0~A7	1	Output
P60~P67	Input mode	\sim	Input
1 00~1 07	Output mode, A8~A15	~	Output
		-	
P7, P8, P9,PA	Input pin,ANx0-ANx15	Input	Input
PB0~PB7	Input mode	-	Input
\frown	Output mode	-	Output
	TB8IN0~TBBIN1(Input mode)	-	Input
PC0~PC7	Input mode	-	Input
	Output mode	-	Output
	TBCIN0~TBFIN1(Input mode)	-	Input
PD0,PD1,PD2,PD3,	Input mode	-	Input
PD4,PD5	Output mode	-	Output
ZA A	TB10IN0~TB12IN1(Input mode)	-	Input
PD6,PD7	Input mode	-	Input
(\bigcirc)	Output mode,TB14OUT,TB15OUT		Output
PE0, RE1, PE2, PE3,	Input mode,	-	Input
PE4	Output mode,TB16OUT,TB17OUT,	-	Output
	TB18OUT,TB19OUT,TB1AOUT		
PE5,PE6,PE7	Input mode, SI0/SCL0/SCK0	_	Input
	Output mode,SO0/SCA0/SCK0	-	
	Input mode, SCLK0, RXD0,*CTS0	-	Output
PF0~PF2	SCLK1,RXD1,*CTS1	-	Input
PF4~PF6			A H
	Output mode,SCLK0,TXD0	-	Output
	SCLK1,TXD1		
PF3 ,PF7	Input mode	-	Input
	Output mode	-	Output
PG0~PG2	Input mode,SCLK2,RXD2,*CTS2	-	Input
PG4~PG6	SCLK3,RXD3,*CTS3		
	Output mode,SCLK2,TXD2	-	Output
	SCLK3,TXD3		

. .

	ates in the STOP Mode in Each State		RVE> (2/3)
Pin name	Input/Output	<drve>=0</drve>	<drve>=1</drve>
PG3,PG7	Input mode,TBTIN1,TBTIN2	-	Input
	Output mode	-	Output
PH0~PH2	Input mode,SCLK4,RXD4,*CTS4	-	Input
PH4~PG6	SCLK5,RXD5,*CTS5	\sim	
	Output mode,SCLK4,TXD4,SCLK5,TXD5	-	Output
PH3,PH7,PI3	Input mode	- 6	Input
	Output mode	- ((Output
	INT9,INTA,INTB(Input mode)	Input	Input
PI0~PI2	Input mode,SCLK6,RXD6,*CTS6	~ (7/<	Input
PI4~PI6	SCLK7,RXD7,*CTS7	$\langle \bigcirc \rangle \rangle > \langle \bigcirc \rangle$)
	Output mode,SCLK6,TXD6,SCLK7,TXD7		Output
PI7	Input mode	$\left(\left(-\right) \right)$	Input
	Output mode		Output
PJ0~PJ2	Input mode,SCLK8,RXD8,*CTS8	<u> </u>	Input
	Output mode,SCLK8,TXD8	<u> </u>	Output
PJ3,PJ4	Input mode	-	Input
	Output mode	- ~	Output
	TC0IN,TC1IN(Input mode)	/ <u>- ~</u> ~	(dnput)
PJ5~PJ7	Input mode,SI1/SCL1/SCK1	-	Input
	Output mode,SO1/SCA1/SCK1	- (7 /	Output
PK0~PK7	Input mode	- () Input
	Output mode	() C	Output
	KEY0~KEY7(Input mode)	(Input	Input
PL0,PL1	Input mode		Input
	Output mode	-	Output
	TC4IN,TC5IN(Input mode)))-	Input
PL2	Input mode	/-</td <td>Input</td>	Input
	Output mode	-	Output
PL3,PL7	Input mode	-	Input
	Output mode, TCOUT6, TCOUT7	-	Output
PL4~PL6	Input mode, SCLK9, RXD9, *CTS9	-	Input
	Output mode,SCLK9,TXD9	-	Output
PM0~PM5	Input mode	-	Input
	Output mode	-	Output
	INT0~INT5(Input mode)	Input	Input
PM6,PM7	Input mode	-	Input
	Output mode, TCOUT2, TCOUT3	-	Output
PN0~PN2			
PN3,PN7	Input mode	-	Input
, v	Output mode	-	Output
	ADTRG-1, ADTRG-2(Input mode)	-	Input
PN4~PN6	Input mode, SCLKA, RXDA, *CTSA	-	Input
	Output mode,SCLKA,TXDA	-	Output
P00~P07	Input mode	-	Input
	Output mode, TPD0~TPD7	-	Output
2			
PP0~PP7	Input mode	-	Input
PP0~PP7	Output mode, TPD0~TPD7	-	Input Output
РР0~РР7		-	•
PP0~PP7 PQ0~PQ3	Output mode, TPD0~TPD7		•
\sim	Output mode,TPD0~TPD7 TPC0~TPC7 Input mode Output mode		Output
\sim	Output mode,TPD0~TPD7 TPC0~TPC7 Input mode		Output Input
\sim	Output mode,TPD0~TPD7 TPC0~TPC7 Input mode Output mode	- - - - Input	Output - Input
PQ0~PQ3	Output mode,TPD0~TPD7 TPC0~TPC7 Input mode Output mode DREQ2,DACK2,DREQ3,DACK3	- - - - - Input Input	Output - Input Output

Table 5.8.5 Pin States in the STOP Mode in Each State of SYSCR2 <drve> (</drve>	(2/3))
	2,0,0	,

Pin name	Input/Output	<drve>=0</drve>	<drve>=1</drve>
*NMI	Input pin	Input	Input
*PLLSEL	Input pin	Input	Input
*RESET	Input pin	Input	Input
BUSMD	Input pin	Input	Input
ENDIAN	Input pin	Input	Input
BW0~1	Input pin	Input	Input
TEST1~3	Input pin	Input	Input
X1	Input pin	- (
X2	Output pin	"H" level output	"H" level output

Table 5.8.5 Pin States in the STOP Mode in Each State of SYSCR2<DRVE> (3/3)

- :Indicates that the input is disabled for the input mode and the input pin and the impedance becomes high for the output mode and the output pin. Note that the input is enabled when the port function register (PxFC) is "1" and the port control register (PxCR) is "0" in case INTx or KWUPx are used for STOP release.
- Input : The input gate is active. To prevent the input pin from floating, fix the input voltage to the "L" or "H" level.
- Output :The pin is in the output state.
- PU^{*} : This is the programmable pull-up pin. The input gate is always disabled. No feedthrough current flows even if the high impedance is selected.

6. Exceptions/Interrupts

6.1 Overview

The TMP19A63 device is configured with the following 107 maskable interrupt factors and 14 exceptions including NMI. In this section, general exceptions and debug exceptions are described simply as "exceptions" and interrupts are described as "interrupts."

- General exceptions
 - Reset exception
 - Non-maskable interrupt (NMI)
 - Address error exception (instruction fetch)
 - Address error exception (load/store)
 - Bus error exception (instruction fetch)
 - Bus error exception (data access)
 - Co-processor unusable exception
 - Reserved instruction exception
 - Integer overflow exception
 - Trap exception
 - System call exception
 - Breakpoint exception
- Debug exception
 - Single step exception
 - Debug breakpoint exception
- Interrupts
 - Maskable software interrupts (2 factors)

Maskable hardware interrupts: 85 internal factors and 20 external factors (INT0~B,KWUP0~7)

The TMP19A63 device not only processes interrupt requests from internal hardware peripherals and external inputs but also forces transition to exception handling processes as a means of notifying any error status generated in normal instruction sequences.

By using the register bank called "shadow register set" newly implemented in the TX19A processor core, it is now unnecessary to save the general purpose register (GPR) contents elsewhere upon interrupt response thus leading to very fast interrupt response.

The device is capable of handling multiple interrupts according to seven programmable interrupt levels (priority orders). Also, it can mask interrupt requests with a priority level the same or lower than a specified mask level.

6.2 Exception Vector

The starting address of an exception handler is defined to be "exception vector address." The exception vector address for a reset exception and non-maskable interrupts is $0xBFC0_0000$. The exception vector address for a debug exception can be either $0xBFC0_0480$ (EJTAG ProbEn = 0) or $0xFF20_0200$ (EJTAG ProbEn = 1) depending on the internal signal <ProbEn>. For other exceptions, the corresponding exception vector addresses are determined depending on the values of Status <BEV> and Cause <IV> of the system control coprocessor register (CP0).

Table 6.1 Exception V	ector Table (Virtu	al Address)	
Exception	BEV=0	BEV=1	
Reset, NMI	0xBFC0_0000	0xBFC0_0000	
Debug exceptions (En=0)	0xBFC0_0480	0xBFC0_0480	
Debug exceptions (En=1)	0xFF20_0200	0xFF20_0200	21
Interrupts (IV=0)	0x8000_0180	0xBFC0_0380	\mathbb{K}
Interrupts (IV=1)	0x8000_0200	0xBFC0_0400	\mathcal{O}
Other exceptions	0x8000_0180	0xBFC0_0380	740

(Note) If exception vector addresses are to be placed in internal ROM, set the status bit <BEV> of the system control coprocessor register (CP0) to "1."

6.3 Reset Exception

A reset exception is generated by either setting the external reset pin to "L" or counting the WDT beyond a "reset" count. When a reset exception is generated, peripheral hardware registers and the CP0 register are initialized and it jumps to the exception vector address 0xBFC0_0000. The PC value of reset exception generation will be stored in ErrorEPC of the CP0 register.

Since a reset exception causes to set the status bit <ERL> of the CP0 register to "1" disabling interrupt requests, the Status <ERL> bit must be cleared to "0" in a startup routine (reset exception handler) or by any other means if interrupts are to be used.

Refer to the section "Exception Handling, Reset Exception" of the separate volume "TX19A Core Architecture" for detailed operation upon generation of reset exception.

6.4 Non-maskable Interrupt (NMI)

An NMI is generated when WDT is counted to an NMI set count or when a bus error area is accessed by store access including DMA transfer. When an NMI is generated, the status bits <ERL> and <NMI> of the CP0 register are set to "1" and it jumps to the exception vector address 0xBFC0_0000.

The PC value of NMI generation will be stored in ErrorEPC of the CP0 register. Note that any NMI due to a bus error upon a store instruction causes an exception that is not synchronized with instruction sequence. Therefore, the PC value of an instruction being executed at the time of error generation will be stored instead of the PC value for the instruction that actually caused the error. Upon NMI generation, when the shadow register set is enabled, SSCR <CSS> will be overwritten by the value of SSCR <PSS> but the register bank will not be switched because the value of SSCR <CSS> is not updated. The reason why only the SSCR <PSS> value is updated is because it is necessary to prevent the register bank from being changed when SSCR <PSS> is overwritten by the value of SSCR <CSS> due to an ERET instruction executed upon returning from NMI.

The cause of NMI generation can be determined by NMIFLG <WDT> and <WBER> of CG (refer to the Section 6.11, NMI Flag Register). Refer to the section "Exception Handling, Non-Maskable Interruptions" of the separate volume "TX19A Core Architecture" for detailed operation upon generation of NMI.

6.5 General Exceptions (Other than Reset Exception and NMI)

A general exception will be generated when a specific instruction such as SYSCALL is executed or when any abnormalities such as an illegal instruction fetch is detected. When a general exception is generated and if Status <BEV> of the CP0 register is "1," it jumps to the exception vector address 0xBFC0_380. The cause of a general exception can be determined by Cause <ExCode> of the CP0 register.

The PC value at a general exception will be stored in EPC of the CP0 register. Note that any bus error exception (data access) is not synchronized with instruction sequence so the PC value of an instruction being executed at the time of error generation will be stored instead of the PC value for the instruction that actually caused the error. Upon a general exception, when the shadow register set is enabled, SSCR <CSS> will be overwritten by the value of SSCR <PSS> but the register bank will not be switched because the value of SSCR <CSS> is not updated. The reason why only the SSCR <PSS> value is updated is because it is necessary to prevent the register bank from being changed when SSCR <PSS> is overwritten by the value of SSCR <CSS> due to an ERET instruction executed upon returning from the exception.

Any illegal address that caused an address error exception (instruction fetch or load/store) or bus error (instruction fetch/data access) will be stored in BadVAddr of the CP0 register.

Refer to the corresponding sections of "Exception Handling" of the separate volume "TX19A Core Architecture" for detailed operation upon generation of general exceptions.

(Note 1) Address error exceptions (load/store) will not be generated in DMS transfer operations. In DMA transfer, address errors can be detected as configuration errors (CSRx <Conf> of DMAC).

(Note 2) Bus errors (data access) may be generated either by load instructions or by load accesses of DMA transfer operations.




Fig. 6.1 Example Sequence of General Exceptions (Other than Reset Exception and NMI)

(Note 1) Since general exceptions (other than reset exception/NMI and excluding trap exceptions, system call exceptions, and breakpoint exceptions) indicate some sort of abnormal conditions, the system tends to be reset.

(Note 2) Upon generation of a general exception other than reset exception/NMI, excluding bus error exceptions (instruction fetch/data access), the PC that caused the exception will be stored in EPC. Therefore, returning the system by simply using ERET may cause the same exception again.

6.6 Debug Exceptions

Single step exceptions and debug breakpoint exceptions are the types of debug exceptions. These types of exceptions are seldom used in user programs.

Also note that enabling the shadow register set will not be effective in debug exceptions.

Refer to the section "Exception Handling, Debug Exception" of the separate volume "TX19A Core Architecture" for detailed operation upon generation of debug exceptions.

6.7 Maskable Software Interrupts


Two-factor maskable software interrupts (hereinafter referred to simply as "software interrupts") can be generated by individually setting "1" to the Cause <IP [1:0]> bits of the CP0 register.

Software interrupts can be accepted in no less than three clocks after setting values to the Cause <IP [1:0]> bits of the CP0 register.

In order for a software interrupt request to be accepted, it is necessary regarding the CP0 register that its Status <IE> is set to "1" and Status <ERL/EXL> is cleared to "0" while Status <IM [1:0]> is "1." Also, software interrupts can be individually masked by setting Status <IM [1:0]> of the CP0 register to "0." If software and hardware interrupts coincide, the hardware interrupt overrides the software interrupt.

Upon software interrupts, when the shadow register set is enabled, SSCR <CSS> will be overwritten by the value of SSCR <PSS> but the register bank will not be switched because the value of SSCR <CSS> is not updated. The reason why only the SSCR <PSS> value is updated is because it is necessary to prevent the register bank from being changed when SSCR <PSS> is overwritten by the value of SSCR <CSS> due to an ERET instruction executed upon returning from the software interrupt. Software interrupts are processed in a process flow such as shown in Fig. 6.2.

(Note) "Software interrupt" is different from the idea of "software set" to be used as one of hardware interrupt factors, as described later. The idea of "Software set" is to generate a hardware interrupt by setting "01" to IMR00 <EIM00>.



6.8 Maskable Hardware Interrupts

6.8.1 Features

The maskable hardware interrupts (hereinafter referred to as "hardware interrupts") are 63 factor interrupt requests for which the interrupt controller (INTC) can individually assign one of seven interrupt (priority) levels.

In order for a hardware interrupt request to be accepted, it is necessary regarding the CP0 register that its Status <IE> is set to "1" and Status <ERL/EXL> is cleared to "0" while Status <IM [4:2]> is set to "1."

If more than one interrupts are generated at the same time, the hardware interrupts are accepted in accordance with the priority order of the interrupt levels. If more than one interrupts of a same interrupt level are generated at the same time, these interrupts are accepted in the order of the interrupt number as listed in Table 6.2.

When an interrupt request is accepted, the Status <EXL> bit of the CP0 register is set to "1," further interrupts are disabled, and ILEV<CMASK> of INTC is automatically updated to the interrupt level set for the interrupt request. Note that Status <IE> of the CP0 register remains set to "1" in interrupt response operations.

In processing hardware interrupts, each interrupt level is associated with a register bank called a "shadow register set" which is enabled when CP0 register SSCR<SSD>="0". When an interrupt request is accepted, the register bank is switched to the register bank of which number is the same as with the corresponding interrupt level. Through this mechanism, it is unnecessary for the user program to save the general purpose register (GPR) contents elsewhere upon interrupt response thus ensuring fast interrupt response.

For accepting multiple interrupts, Status <EXL> of the CP0 register is cleared to "0" to permit further interrupts. In this, because ILEV <CMASK> of INTC has been updated to the interrupt level set for the interrupt request already accepted, only further interrupts of which level is higher than the present interrupt level can be accepted. Refer to Section 6.9.3 "Example of Multiple Interrupt Setting" for more details of multiple interrupts.

Also, by appropriately setting the ILEV <CMASK> register of INTC, you can mask interrupt requests of which interrupt level is lower than a programmed mask level.

Any interrupt request can be used as a trigger to start a DMA transfer sequence.

While detailed operation of hardware interrupts is provided below, please also refer to the section "Exception Handling, Maskable Interrupts (Interrupts)" of the separate volume "TX19A Core Architecture" for more details.




Fig. 6.2 Interrupt Notification Diagram

Interrupt Number	IVR[7:0]	Interrupt Factor	Interrupt Control Register	Address
0	0x000	Software set	IMC0	0xFFFF_E000
1	0x004	INTO		
2	0x008	INT1	\sim	
3 4	0x00C 0x010	INT2 INT3	IMC1	0xFFFF_E004
5	0x010	INT4		
6	0x018	INT5		
7	0x01C	INT6		
8	0x020	INT7	IMC2	0xFFFF_E008
9 10	0x024			
10	0x028 0x02C	INT9 INTA		
12	0x020	INTB	IMC3	0xFFFF_E00C
13	0x034	KWUP	V V	
14	0x038	INTRX0 :		
15	0x03C	INTTX0 :		
16 17	0x040 0x044	INTRX1 : INTTX1 :	IMC4	0xFFFF_E010
18	0x044 0x048	INTRX2 :	≤ 2	
19	0x04C	INTTX2 :		
20	0x050	INTSBIA :	IMC5	0xFFFF_E014
21	0x054	INTADHPA :		
22	0x058			
23 24	0x05C 0x060	INTADM : INTTB00 :	IMC6	0xFFFF_E018
24 25	0x060 0x064	INTIBOU: INTTB08:		UNFEFF_EUIO
26	0x068	INTTB12:		
27	0x06C	INTTB14:	$(// \land$	
28	0x070	INTTB01-07 :	IMC7	0xFFFF_E01C
29	0x074	INTTB09-0F:		
30 31	0x078 0x07C	INTTB10-17: INTTB18-1F:		
32	0x07C	INTTB20-23:	IMC8	0xFFFF_E020
33	0x084	INTCAPG :		
34	0x088	INTCMPGR :		
35	0x08C			
36 37	0x090 0x094	Reserved INTRX3 :	IMC9	0xFFFF_E024
38	0x094 0x098	INTERS :		
39	0x09C	INTRX4 : (//)		
40	0x0A0	INTTX4:	IMCA	0xFFFF_E028
41	0x0A4	INTRX5		
42 43	0x0A8 0x0AC	INTTX5:		
43 44	0x0AC 0x0B0	INTIX6:	IMCB	0xFFFF_E02C
45	0x0B4	INTRX7:		
46	0x0B8	INRTX7 :		
47	0x0BC	INTRX8 :		
48	0x0C0		IMCC	0xFFFF_E030
49 50	0x0C4 0x0C8	INTRX9 : INTTX9 :		
50	0x0CC	INTSBIB :		
52	0x0D0	INTRXA :	IMCD	0xFFFF_E034
53	0x0D4	INTTXA:		
54	0x0D8			
55 56	0x0DC 0x0E0	INTDMA1 / INTDMA2 :	IMCE	0xFFFF_E038
57	0x0E0	INTDMA2 :		SALLE
58	0x0E8	INTDMA4 :		
59	0x0EC	INTDMA5 :		
60 61	0x0F0		IMCF	0xFFFF_E03C
61 62	0x0F4 0x0F8	INTDMA7 : INTADA :		
63	0x0FC	INTADA :		
	· ·· -			
			1	1

Table 6.8.2 List of Hardware Interrupt Factors

(Note 1) While IMCxx is a 32 bit register, 8 bit/16 bit access is also accepted.

(Note 2) Each factor can clear the IDLE mode.

Number	Interrupt Factor	Note
0	INTO	External interrupt 0
1	INT1	External interrupt 1
2	INT2	External interrupt 2
3	INT3	External interrupt 3
4	INT4	External interrupt 4
5	INT5	External interrupt 5
6	INT6	External interrupt 6
7	INT7	External interrupt 7
8	INT8	External interrupt 8
9	INT9	External interrupt 9
10	INTA	External interrupt A
11	INTB	External interrupt B
12	KWUP	Key On Wake up interrupt
13	Reserved	
14	Reserved	
15	Reserved	$\langle \langle \rangle \rangle$

* Number 0 to 12 interrupt factors can cancel Stop and Idle modes.

6.8.2 Interrupt Grouping Registers

		1							
		7	6	5	4	3	2	1	0
	Bit Symbol							INTADMB	INTADMA
	-								
ADOINIT	Read/Write					२			
ADCINT	After Reset							0	0
(0xFFFF_E700)									
	Function						\sim	:Interrupt	: Interrupt
								0: No	0: No
							>`		1: Yes
								1: Yes	1. res
							* AD monitor	ing function	for interrupt
		15	14	13	12	11	10	9	8
		15	14	13	12	11	10	_ /	
	Bit Symbol						$\left(\right)$	IMINTADMB	IMINTADMA
	Read/Write				R	W ~			
	After Reset	i					$(\vee /)$	0	0
								-	-
	Function						\sim	:With MASK	:With MASK
								0: No	0: No
							\mathcal{I}	1: Yes	1: Yes
						\frown			
		7	6	r	4		0		0
		7	6	5	4		2	1	0
	Bit Symbol	INTTB07	INTTB06	INTTB05	INTTB04	INTTB03	TINTB02	INTTB01	\searrow
	Read/Write	İ	•	•		R			•
TMRBINTA			<u> </u>	<u> </u>			0	44	j
(0xFFFF_E704)	After Reset	0	0	0	0 (0		
(UNITIT_E/U4)	Function	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt	Interrupt	
		0: No	•	0: No		0: No		- ///	
			0: No		0: No		0: No	0: No	
		1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	
			•	•		5	12	$\overline{\langle \cdot \rangle}$	
						*			
		15	14	13 🔿	12	11	10	9	8
	Bit Symbol	IMINTTB07	IMINTTB06	IMINTTB05	IMINTTB04	IMINTTB03	TIMINTB02	/ IMINTTB01	
	Read/Write						\sim		
				$(\land$		w	$\overline{\gamma}/\overline{\wedge}$		
	After Reset	0	0	0	0	0 ((0	0	
	Function	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK	
	1 unction								
		0: No	0: No	0: No	0: No	0: No	0: No	0: No	
		1: Yes	1: Yes	1: Yes	1: Yes 🗸 🗸	1: Yes	1: Yes	1: Yes	
	1								
		7	6 (5	4	3	2	1	0
	Bit Symbol								0
	Bit Symbol	7 INTTB0F	6 INTTB0E	5 INTTBOD	INTTB0C	INTTB0B	2 TINTB0A	1 INTTB09	0
	Read/Write	INTTB0F	INTTB0E	INTTBOD	INTTB0C	INTTB0B R	TINTB0A		0
					INTTB0C	INTTB0B			0
TMRBINTB (0xFFFF_E708)	Read/Write After Reset	INTTBOF 0	INTTBOE 0	INTTBOD 0	INTTBOC	INTTBOB R 0	TINTBOA 0	INTTB09 0	0
	Read/Write	INTTBOF 0 : Interrupt	INTTB0E 0 : Interrupt	INTTBOD 0 : Interrupt	INTTBOC 0 : Interrupt	INTTB0B R 0 : Interrupt	TINTB0A 0 : Interrupt	INTTB09 0 : Interrupt	0
	Read/Write After Reset	INTTBOF 0	INTTBOE 0	INTTBOD 0	INTTBOC 0	INTTBOB R 0	TINTBOA 0	INTTB09 0	0
	Read/Write After Reset	INTTBOF 0 : Interrupt 0: No	INTTB0E 0 : Interrupt 0: No	INTTBOD 0 : Interrupt	INTTBOC 0 : Interrupt 0: No	INTTB0B R 0 : Interrupt	TINTB0A 0 : Interrupt	INTTB09 0 : Interrupt	0
	Read/Write After Reset	INTTBOF 0 : Interrupt	INTTB0E 0 : Interrupt	INTTBOD 0 : Interrupt 0: No	INTTBOC 0 : Interrupt	INTTB0B R 0 Interrupt 0: No	0 0: Interrupt 0: No	0 INTTB09 Interrupt 0: No	0
	Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes	INTTBOE 0 : Interrupt 0: No 1: Yes	INT BOD 0 : Interrupt 0: No 1: Yes	INTTBOC 0 : Interrupt 0: No 1: Yes	INTTB0B R 0 Interrupt 0: No 1: Yes	TINTBOA0: Interrupt0: No1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes	
	Read/Write After Reset	INTTBOF 0 : Interrupt 0: No	INTTB0E 0 : Interrupt 0: No	INTTBOD 0 : Interrupt 0: No	INTTBOC 0 : Interrupt 0: No	INTTB0B R 0 Interrupt 0: No	0 0: Interrupt 0: No	0 INTTB09 Interrupt 0: No	0
	Read/Write After Reset Function	INTTBOF 0 : Interrupt 0: No 1: Yes 15	INTTBOE 0 : Interrupt 0: No 1: Yes 14	INT BOD 0 : Interrupt 0: No 1: Yes 13	INTTBOC 0 : Interrupt 0: No 1: Yes 12	INTTB0B R 0 Interrupt 0: No 1: Yes 11	TINTBOA 0 : Interrupt 0: No 1: Yes 10	INTTB09 0 : Interrupt 0: No 1: Yes 9	
	Read/Write After Reset Function Bit Symbol	INTTBOF 0 : Interrupt 0: No 1: Yes	INTTBOE 0 : Interrupt 0: No 1: Yes	INT BOD 0 : Interrupt 0: No 1: Yes	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB	TINTBOA0: Interrupt0: No1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes	
	Read/Write After Reset Function Bit Symbol Read/Write	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF	INTTBOE 0 : Interrupt 0: No 1: Yes 14 IMINTTBOE	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R.	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09	
	Read/Write After Reset Function Bit Symbol	INTTBOF 0 : Interrupt 0: No 1: Yes 15	INTTBOE 0 : Interrupt 0: No 1: Yes 14	INT BOD 0 : Interrupt 0: No 1: Yes 13	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB	TINTBOA 0 : Interrupt 0: No 1: Yes 10	INTTB09 0 : Interrupt 0: No 1: Yes 9	
	Read/Write After Reset Function Bit Symbol Read/Write	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R.	INTTBOB R Interrupt 0: No 1: Yes 11 IMINTTBOB W 0	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMINTTBOF : With MASK	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R. 0 : With MASK	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB W 0 : With MASK	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMINTTBOF	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTTBOC R 0	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB W 0	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMINTTBOF : With MASK	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R. 0 : With MASK	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB W 0 : With MASK	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMINTTBOF 0 : With MASK 0: No	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R. 0 : With MASK 0: No	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB W 0 : With MASK 0: No	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMINTTBOF 0 : With MASK 0: No 1; Yes	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No 1: Yes	INTTBOD 0 Interrupt 0: No 1: Yes 13 IMINTTBOD 0 With MASK 0: No 1: Yes	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R. 0 : With MASK 0: No 1: Yes	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB W 0 : With MASK 0: No 1: Yes	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No	8
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMINTTBOF 0 : With MASK 0: No	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R. 0 : With MASK 0: No	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB W 0 : With MASK 0: No	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1; Yes 7	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No 1: Yes	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No 1: Yes 5	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R. 0 : With MASK 0: No 1: Yes	INTTBOB R 0 Interrupt 0: No 1: Yes M 0 : With MASK 0: No 1: Yes 3	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1	8
	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMINTTBOF 0 : With MASK 0: No 1; Yes	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No 1: Yes	INTTBOD 0 Interrupt 0: No 1: Yes 13 IMINTTBOD 0 With MASK 0: No 1: Yes	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R 0 : With MASK 0: No 1: Yes 4	INTTBOB O Interrupt 0: No 1: Yes IMINTTBOB W 0 : With MASK 0: No 1: Yes 3 INTTB13	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes	8
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1; Yes 7 INTTB17	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 With MASK 0: No 1: Yes 6 INTTB16	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No 1: Yes 5 INTTB15	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R 0 : With MASK 0: No 1: Yes 4	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB W 0 : With MASK 0: No 1: Yes 3 INTTB13 R	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 INTTB11	8 0 INTTB10
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1; Yes 7	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No 1: Yes	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No 1: Yes 5	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R 0 : With MASK 0: No 1: Yes 4	INTTBOB O Interrupt 0: No 1: Yes IMINTTBOB W 0 : With MASK 0: No 1: Yes 3 INTTB13	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1	8
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1: Yes 7 INTTB17 0	INTTBOE 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No 1: Yes 6 INTTB16	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No 1: Yes 5 INTTB15 0	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R 0 : With MASK 0: No 1: Yes 4	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 INTTB11 0	8 0 INTTB10 0
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 With MASK 0: No 1: Yes 6 INTTB16	INTTBOD 0 Interrupt 0: No 1: Yes 13 IMINTTBOD 0 With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R 0 : With MASK 0: No 1: Yes 4	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 INTTB11 0 : Interrupt	8 0 INTTB10 0 : Interrupt
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 With MASK 0: No 1: Yes 6 INTTB16	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No 1: Yes 5 INTTB15 0	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R 0 : With MASK 0: No 1: Yes 4	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 INTTB11 0	8 0 INTTB10 0
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 With MASK 0: No 1: Yes 6 INTTB16	INTTBOD 0 Interrupt 0: No 1: Yes 13 IMINTTBOD 0 With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R 0 : With MASK 0: No 1: Yes 4	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 0 : With MASK 0: No 1: Yes 1 0 : INTTB11 0 : Interrupt	8 0 INTTB10 0 : Interrupt
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 With MASK 0: No 1: Yes 6 INTTB16	INTTBOD 0 Interrupt 0: No 1: Yes 13 IMINTTBOD 0 With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt 0: No	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R 0 : With MASK 0: No 1: Yes 4	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 0 : With MASK 0: No 1: Yes 1 0 : Interrupt 0: No	8 0 INTTB10 0 : Interrupt 0: No
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No 1: Yes	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 With MASK 0: No 1: Yes 6 INTTB16 0 : Interrupt 0: No 1: Yes	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt 0: No 1: Yes	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTTBOC R 0 : With MASK 0: No 1: Yes 4	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No 1: Yes	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes 2	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 INTTB11 0 : Interrupt 0: No 1: Yes	8 0 INTTB10 0 : Interrupt 0: No 1: Yes
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 With MASK 0: No 1: Yes 6 INTTB16	INTTBOD 0 Interrupt 0: No 1: Yes 13 IMINTTBOD 0 With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt 0: No	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTBOC R 0 : With MASK 0: No 1: Yes 4	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 0 : With MASK 0: No 1: Yes 1 0 : Interrupt 0: No	8 0 INTTB10 0 : Interrupt 0: No
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No 1: Yes 15	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 With MASK 0: No 1: Yes 6 INTTB16 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 1	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt 0: No 1: Yes 13	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTTBOC R 0 : With MASK 0: No 1: Yes 4	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No 1: Yes 11	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes 2	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 INTTB11 0 : Interrupt 0: No 1: Yes 9	8 0 INTTB10 0 : Interrupt 0: No 1: Yes 8
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Bit Symbol	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No 1: Yes	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 With MASK 0: No 1: Yes 6 INTTB16 0 : Interrupt 0: No 1: Yes	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt 0: No 1: Yes	INTTBOC 0 Interrupt 0: No 1: Yes 12 IMINTTBOC R 0 : With MASK 0: No 1: Yes 4 12 12	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes 2	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 INTTB11 0 : Interrupt 0: No 1: Yes	8 0 INTTB10 0 : Interrupt 0: No 1: Yes
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No 1: Yes 15	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No 1: Yes 6 INTTB16 0 : Interrupt 0: No 1: Yes 14 INTTB16	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt 0: No 1: Yes 13 IMINTB15	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTTBOC R 0 : With MASK 0: No 1: Yes 4 12 12	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13 R 0 : Interrupt 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No 1: Yes 1: Yes 1: No 1: Yes	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes 2	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 INTTB11 0 : Interrupt 0: No 1: Yes 9	8 0 INTTB10 0 : Interrupt 0: No 1: Yes 8 IMINTTB10
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Bit Symbol	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No 1: Yes 15	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 With MASK 0: No 1: Yes 6 INTTB16 0 : Interrupt 0: No 1: Yes 14 JMINTTBOE 1	INTTBOD 0 : Interrupt 0: No 1: Yes 13 IMINTTBOD 0 : With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt 0: No 1: Yes 13	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTTBOC R 0 : With MASK 0: No 1: Yes 4 12 12	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes 2	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 INTTB11 0 : Interrupt 0: No 1: Yes 9	8 0 INTTB10 0 : Interrupt 0: No 1: Yes 8
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTB0F 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No 1: Yes 15 IMJNTTB17 0 : Interrupt 0: No 1: Yes	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No 1: Yes 6 INTTB16 0 : Interrupt 0: No 1: Yes 14 IMINTTB16 0 1: Yes 14 IMINTTB16 0 1: Yes 0 0 1: Yes 0 0 0 1: Yes 0 0 0 0 0 1: Yes 0 0 0 0 0 0 0 0 0 0 0 0 0	INTTBOD 0 interrupt 0: No 1: Yes 13 IMINTBOD 0 : With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt 0: No 1: Yes 13 IMINTTB15 0 : Interrupt 0: No 1: Yes 13 IMINTB15 0 0 : Interrupt 0 : No 1: Yes 0 : Interrupt 0 : With MASK 0 : No 1: Yes 13 : Interrupt 0 : No 1: Yes 0 : O : O : Interrupt 0 : O : O : O : O : O : O : O : O	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTTBOC R 0 : With MASK 0: No 1: Yes 4 12 12	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13 R 0 : Interrupt 0: No 1: Yes	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes 2	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 INTTB11 0 : Interrupt 0: No 1: Yes 9 IMINTTB11 0 0 : Interrupt 0: No 1: Yes	8 0 INTTB10 0 : Interrupt 0: No 1: Yes 8 IMINTTB10 0
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No 1: Yes 15 IMINTTB17 0 : With MASK	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No 1: Yes 6 INTTB16 0 : Interrupt 0: No 1: Yes 14 IMINTB16 0 : Nterrupt 0: No 1: Yes 14 IMINTTB16 0 : With MASK	INTTBOD 0 1 Interrupt 0: No 1: Yes 13 IMINTBOD 0 2: With MASK 0: No 1: Yes 5 INTTB15 0 2: Interrupt 0: No 1: Yes 13 IMINTB15 0 2: Interrupt 0: No 1: Yes	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTTBOC R 0 : With MASK 0: No 1: Yes 4 12 12	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13 R 0 : Interrupt 0: No 1: Yes	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes 2	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 0 : With MASK 0: No 1: Yes 1 0 : Interrupt 0: No 1: Yes 9 IMINTTB11 0 : With MASK	8 0 INTTB10 0 : Interrupt 0: No 1: Yes 8 IMINTTB10 0 : With MASK
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTB0F 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No 1: Yes 15 IMJNTTB17 0 : Interrupt 0: No 1: Yes	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No 1: Yes 6 INTTB16 0 : Interrupt 0: No 1: Yes 14 IMINTTB16 0 1: Yes 14 IMINTTB16 0 1: Yes 0 0 1: Yes 0 0 1: Yes 0 0 0 1: Yes 0 0 0 0 0 0 0 0 0 0 0 0 0	INTTBOD 0 interrupt 0: No 1: Yes 13 IMINTBOD 0 : With MASK 0: No 1: Yes 5 INTTB15 0 : Interrupt 0: No 1: Yes 13 IMINTTB15 0 : Interrupt 0: No 1: Yes 13 IMINTB15 0 0 : Interrupt 0 : No 1: Yes 0 : Interrupt 0 : With MASK 0 : No 1: Yes 13 : Interrupt 0 : No 1: Yes 0 : O : O : Interrupt 0 : O : O : O : O : O : O : O : O	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTTBOC R 0 : With MASK 0: No 1: Yes 4 12 12	INTTB0B R 0 Interrupt 0: No 1: Yes 11 IMINTTB0B W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13 R 0 : Interrupt 0: No 1: Yes	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes 2	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 0 : With MASK 0: No 1: Yes 1 0 : Interrupt 0: No 1: Yes 9 IMINTTB11 0	8 0 INTTB10 0 : Interrupt 0: No 1: Yes 8 IMINTTB10 0
(0xFFFF_E708)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	INTTBOF 0 : Interrupt 0: No 1: Yes 15 IMJNTTBOF 0 : With MASK 0: No 1: Yes 7 INTTB17 0 : Interrupt 0: No 1: Yes 15 IMINTTB17 0 : With MASK	INTTBOE 0 Interrupt 0: No 1: Yes 14 JMINTTBOE 0 : With MASK 0: No 1: Yes 6 INTTB16 0 : Interrupt 0: No 1: Yes 14 IMINTB16 0 : Nterrupt 0: No 1: Yes 14 IMINTTB16 0 : With MASK	INTTBOD 0 1 Interrupt 0: No 1: Yes 13 IMINTBOD 0 2: With MASK 0: No 1: Yes 5 INTTB15 0 2: Interrupt 0: No 1: Yes 13 IMINTB15 0 2: Interrupt 0: No 1: Yes	INTTBOC 0 : Interrupt 0: No 1: Yes 12 IMINTTBOC R 0 : With MASK 0: No 1: Yes 4 12 12	INTTBOB R 0 Interrupt 0: No 1: Yes 11 IMINTTBOB W 0 : With MASK 0: No 1: Yes 3 INTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13 R 0 : Interrupt 0: No 1: Yes 11 IMINTTB13 R 0 : Interrupt 0: No 1: Yes	TINTBOA 0 : Interrupt 0: No 1: Yes 10 TIMINTBOA 0 : With MASK 0: No 1: Yes 2	INTTB09 0 : Interrupt 0: No 1: Yes 9 IMINTTB09 0 : With MASK 0: No 1: Yes 1 0 : With MASK 0: No 1: Yes 1 0 : Interrupt 0: No 1: Yes 9 IMINTTB11 0 : With MASK	8 0 INTTB10 0 : Interrupt 0: No 1: Yes 8 IMINTTB10 0 : With MASK

	-				-				
		7	6	5	4	3	2	1	0
	Bit Symbol	INTTB1F	INTTB1E	INTTB1D	INTTB1C	INTTB1B	TINTB1A	INTTB19	INTTB18
TMRBINTD	Read/Write		-						
(0xFFFF_E710)	After Reset	0	0	0	0	0	0	0	0
(0	Function	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt
		0: No	0: No	0: No	0: No	0: No	0: No	0: No	0: No
		1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes
		15	14	13	12	11	10	9	8
	Bit Symbol	IMINTTB1	IMINTTB1	IMINTTB1	IMINTTB1	IMINTTB1	TIMINTB1	HMINTTB1	IMINTTB1
	Read/Write				R/W				
	After Reset	0	0	0	0	0	0	Ø	0
	Function	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK
		0: No	0: No	0: No	0: No	0: No	0: No	0: No	0: No
		1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes
						(\sim		
		7	6	5	4	3	2	1	0
	Bit Symbol	INTCPT	INTCPT	INTCPT	INTCPT	INTTB23	TINTB22	INTTB21	INTTB20
	Read/Write	0B	0A	09	08		R		
TMRBINTE	After Reset		1			0	0	0	0
(0xFFFF_E714)	Function	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt	-		
	FUNCTION				: Interrupt	\frown \land \lor	: Interrupt	: Interrupt	: Interrupt
		0: No	0: No	0: No 1: Yes	0: No 1: Yes	0: No 1: Yes	0: No 1: Yes	0: No 1: Yes	0: No
		1: Yes	1: Yes	T. res	T: res	A: res	1. res	1. Yes	1: Yes
		15	14	13	12	11	10	9	8
	Bit Symbol	IMINT	I4 IMINT	IMINT	IMINT	MINTTB2	TIMINTB2	JMINTTB2	o IMINTTB2
	Bit Gymbol	CPT0B	CPT0A	CPT09	CPT08	3	2	1	0
	Read/Write		-		R	/W		77	
	After Reset					0		0	0
	Function	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK	: With MASK
		0: No	0: No	0: No	0: No	0: No	0: No	0: No	0: No
		1: Yes	1: Yes	1: Yes	1; Yes	1: Yes	1: Yes	1: Yes	1: Yes
						$\langle \rangle$			
		7	6	5	4	3	2	1	0
	Bit Symbol	7	6	INTCAP	INTCAP	3	2	INTCAP	INTCAP
		7	6		INTCAP B0		2		-
	Read/Write	7	6	INTCAP B1	INTCAP B0	3	2	INTCAP A1	INTCAP A0
CAPINT (0xFFFF_E718)		7	6	INTCAP B1 0	INTCAP B0 0		2	INTCAP A1 0	INTCAP A0 0
-	Read/Write After Reset	7	6	INTCAP B1 0 : Interrupt	INTCAP B0 F 0 : Interrupt		2	INTCAP A1 0 : Interrupt	INTCAP A0 0 : Interrupt
-	Read/Write	7	6	INTCAP B1 0 : Interrupt 0: No	INTCAP B0 F 0 : Interrupt 0: No		2	INTCAP A1 0 : Interrupt 0: No	INTCAP A0 0 : Interrupt 0: No
-	Read/Write After Reset	7	6	INTCAP B1 0 : Interrupt	INTCAP B0 F 0 : Interrupt		2	INTCAP A1 0 : Interrupt	INTCAP A0 0 : Interrupt
-	Read/Write After Reset			INTCAP B1 0 : Interrupt 0: No 1: Yes	INTCAP B0 Interrupt 0: No 1: Yes		/	INTCAP A1 0 : Interrupt 0: No 1: Yes	INTCAP A0 : Interrupt 0: No 1: Yes
-	Read/Write After Reset Function	7	6	INTCAP B1 0 : Interrupt 0: No 1: Yes 13	INTCAP B0 Interrupt 0: No 1: Yes		10	INTCAP A1 0 : Interrupt 0: No 1: Yes 9	INTCAP A0 0 : Interrupt 0: No
-	Read/Write After Reset			INTCAP B1 0 : Interrupt 0: No 1: Yes 13	INTCAP B0 Interrupt 0: No 1: Yes		/	INTCAP A1 0 : Interrupt 0: No 1: Yes	INTCAP A0 : Interrupt 0: No 1: Yes 8
-	Read/Write After Reset Function			INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP	INTCAP B0 Interrupt 0: No 1: Yes 12 IMINTCAP B0		/	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP	INTCAP A0 : Interrupt 0: No 1: Yes 8 IMINTCAP
-	Read/Write After Reset Function Bit Symbol			INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP	INTCAP B0 Interrupt 0: No 1: Yes 12 IMINTCAP B0	11	/	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP	INTCAP A0 : Interrupt 0: No 1: Yes 8 IMINTCAP
-	Read/Write After Reset Function Bit Symbol Read/Write After Reset			INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1	INTCAP B0 Interrupt 0: No 1: Yes 12 IMINTCAP B0	11	/	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1	INTCAP A0 : Interrupt 0: No 1: Yes 8 IMINTCAP A0
-	Read/Write After Reset Function Bit Symbol Read/Write			INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0	INTCAP B0 Interrupt 0: No 1: Yes 12 MINTCAP B0 R/ 0	11	/	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0	INTCAP A0 : Interrupt 0: No 1: Yes 8 IMINTCAP A0 0
-	Read/Write After Reset Function Bit Symbol Read/Write After Reset			INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK	INTCAP B0 Interrupt 0: No 1: Yes 12 IMINTCAP B0 R/ 0 : With MASK	11	/	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK	INTCAP A0 : Interrupt 0: No 1: Yes 8 IMINTCAP A0 : With MASK
-	Read/Write After Reset Function Bit Symbol Read/Write After Reset			INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No	INTCAP B0 Interrupt 0: No 1: Yes 12 IMINTCAP B0 R/ 0 : With MASK 0: No	11	/	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No	INTCAP A0 : Interrupt 0: No 1: Yes MINTCAP A0 : With MASK 0: No
-	Read/Write After Reset Function Bit Symbol Read/Write After Reset			INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No	INTCAP B0 Interrupt 0: No 1: Yes 12 IMINTCAP B0 R/ 0 : With MASK 0: No	11	/	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No	INTCAP A0 : Interrupt 0: No 1: Yes MINTCAP A0 : With MASK 0: No
-	Read/Write After Reset Function Bit Symbol Read/Write After Reset		14 6 INTCMP	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes	INTCAP B0 Interrupt 0: No 1: Yes MINTCAP B0 R/ 0 : With MASK 0: No 1: Yes	11 W	10 10 2 INTCMP	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes	INTCAP A0 : Interrupt 0: No 1: Yes MINTCAP A0 : With MASK 0: No 1: Yes
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol	7		INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes	INTCAP B0 Interrupt 0: No 1: Yes IMINTCAP B0 R/ 0 : With MASK 0: No 1: Yes 4	11 W INTCMP A1	10	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes	INTCAP A0 : Interrupt 0: No 1: Yes MINTCAP A0 : With MASK 0: No 1: Yes
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write	15 15 INTCMP B1	6 INTCMP B0	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes	INTCAP B0 Interrupt 0: No 1: Yes IMINTCAP B0 R/ 0 : With MASK 0: No 1: Yes 4	11 W INTCMP A1	10 INTCMP A0	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes	INTCAP A0 : Interrupt 0: No 1: Yes MINTCAP A0 : With MASK 0: No 1: Yes
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Bit Symbol Read/Write After Reset	7 INTCMP B1 0	6 INTCMP B0 0	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes	INTCAP B0 Interrupt 0: No 1: Yes IMINTCAP B0 R/ 0 : With MASK 0: No 1: Yes 4	11 W INTCMP A1 R 0	10 10 INTCMP A0 0	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes	INTCAP A0 : Interrupt 0: No 1: Yes MINTCAP A0 : With MASK 0: No 1: Yes
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write	7 INTCMP B1 0 : Interrupt	6 INTCMP B0 0 : Interrupt	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes	INTCAP B0 Interrupt 0: No 1: Yes IMINTCAP B0 R/ 0 : With MASK 0: No 1: Yes 4	11 W INTCMP A1 R 0 : Interrupt	10 10 INTCMP A0 : Interrupt	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes	INTCAP A0 : Interrupt 0: No 1: Yes MINTCAP A0 : With MASK 0: No 1: Yes
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Bit Symbol Read/Write After Reset	7 INTCMP B1 0 : Interrupt 0: No	6 INTCMP B0 0 : Interrupt 0: No	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes	INTCAP B0 Interrupt 0: No 1: Yes IMINTCAP B0 R/ 0 : With MASK 0: No 1: Yes 4	11 W INTCMP A1 R 0 : Interrupt 0: No	10 10 INTCMP A0 : Interrupt 0: No	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes	INTCAP A0 : Interrupt 0: No 1: Yes MINTCAP A0 : With MASK 0: No 1: Yes
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Bit Symbol Read/Write After Reset	7 INTCMP B1 0 : Interrupt	6 INTCMP B0 0 : Interrupt	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes	INTCAP B0 Interrupt 0: No 1: Yes IMINTCAP B0 R/ 0 : With MASK 0: No 1: Yes 4	11 W INTCMP A1 R 0 : Interrupt	10 10 INTCMP A0 : Interrupt	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes	INTCAP A0 : Interrupt 0: No 1: Yes MINTCAP A0 : With MASK 0: No 1: Yes
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Bit Symbol Read/Write After Reset	7 INTCMP B1 0 : Interrupt 0: No 1: Yes	6 INTCMP B0 Interrupt 0: No 1: Yes	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes 5	INTCAP B0 Interrupt 0: No 1: Yes No 1: With MASK 0: No 1: Yes 4	11 W INTCMP A1 R 0 : Interrupt 0: No 1: Yes	10 10 INTCMP A0 : Interrupt 0: No 1: Yes	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes 1	INTCAP A0 0 : Interrupt 0: No 1: Yes 8 IMINTCAP A0 0 : With MASK 0: No 1: Yes 0
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function	7 INTCMP B1 0 : Interrupt 0: No 1: Yes 15	6 INTCMP B0 Interrupt 0: No 1: Yes 14	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes	INTCAP B0 Interrupt 0: No 1: Yes IMINTCAP B0 R/ 0 : With MASK 0: No 1: Yes 4	11 W INTCMP A1 C Interrupt 0: No 1: Yes 11	10 10 INTCMP A0 : Interrupt 0: No 1: Yes 10	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes	INTCAP A0 : Interrupt 0: No 1: Yes MINTCAP A0 : With MASK 0: No 1: Yes
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Bit Symbol Read/Write After Reset	7 INTCMP B1 0 : Interrupt 0: No 1: Yes 15 IMINTCM	6 INTCMP B0 0 : Interrupt 0: No 1: Yes 14 IMINTCM	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes 5	INTCAP B0 Interrupt 0: No 1: Yes No 1: With MASK 0: No 1: Yes 4	11 W 3 INTCMP A1 3 0 : Interrupt 0: No 1: Yes 11 IMINTCM	10 10 INTCMP A0 : Interrupt 0: No 1: Yes 10 IMINTCM	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes 1	INTCAP A0 0 : Interrupt 0: No 1: Yes 8 IMINTCAP A0 0 : With MASK 0: No 1: Yes 0
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function	7 INTCMP B1 0 : Interrupt 0: No 1: Yes 15	6 INTCMP B0 Interrupt 0: No 1: Yes 14	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes 5	INTCAP B0 Interrupt 0: No 1: Yes No 1: Yes 4 12 No 1: Yes	11 W 11 W 11 W 11 11 0 1: Yes 11 IMINTCM PA1	10 10 INTCMP A0 : Interrupt 0: No 1: Yes 10	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes 1	INTCAP A0 0 : Interrupt 0: No 1: Yes 8 IMINTCAP A0 0 : With MASK 0: No 1: Yes 0
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write	7 INTCMP B1 0 : Interrupt 0: No 1: Yes 15 IMINTCM PB1	14 14 6 INTCMP B0 0 : Interrupt 0: No 1: Yes 14 IMINTCM PB0	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes 5	INTCAP B0 Interrupt 0: No 1: Yes No 1: Yes With MASK 0: No 1: Yes 4	11 W INTCMP A1 O Interrupt 0: No 1: Yes 11 IMINTCM PA1 W	10 10 INTCMP A0 : Interrupt 0: No 1: Yes 10 IMINTCM PA0	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes 1	INTCAP A0 0 : Interrupt 0: No 1: Yes 8 IMINTCAP A0 0 : With MASK 0: No 1: Yes 0
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	7 INTCMP B1 0 : Interrupt 0: No 1: Yes 15 IMINTCM PB1 0	6 INTCMP B0 0 : Interrupt 0: No 1: Yes 14 IMINTCM PB0 0	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes 5	INTCAP B0 Interrupt 0: No 1: Yes No 1: Yes With MASK 0: No 1: Yes 4	11 W 11 W 11 W 11 INTCMP A1 3 0 : Interrupt 0: No 1: Yes 11 IMINTCM PA1 W 0	10 10 INTCMP A0 : Interrupt 0: No 1: Yes 10 IMINTCM PA0 0	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes 1	INTCAP A0 0 : Interrupt 0: No 1: Yes 8 IMINTCAP A0 0 : With MASK 0: No 1: Yes 0
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write	7 INTCMP B1 0 : Interrupt 0: No 1: Yes 15 IMINTCM PB1 0 : With MASK	14 14 14 14 14 14 10 10 10 10 10 10 10 10 10 10	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes 5	INTCAP B0 Interrupt 0: No 1: Yes No 1: Yes With MASK 0: No 1: Yes 4	3 INTCMP A1 3 INTCMP A1 3 0 : Interrupt 0: No 1: Yes 11 IMINTCM PA1 W 0 : With MASK	10 10 INTCMP A0 : Interrupt 0: No 1: Yes 10 IMINTCM PA0 0 : With MASK	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes 1	INTCAP A0 0 : Interrupt 0: No 1: Yes 8 IMINTCAP A0 0 : With MASK 0: No 1: Yes 0
(0xFFFF_E718)	Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset Function Bit Symbol Read/Write After Reset	7 INTCMP B1 0 : Interrupt 0: No 1: Yes 15 IMINTCM PB1 0	6 INTCMP B0 0 : Interrupt 0: No 1: Yes 14 IMINTCM PB0 0	INTCAP B1 0 : Interrupt 0: No 1: Yes 13 IMINTCAP B1 0 : With MASK 0: No 1: Yes 5	INTCAP B0 Interrupt 0: No 1: Yes No 1: Yes With MASK 0: No 1: Yes 4	11 W 11 W 11 W 11 INTCMP A1 3 0 : Interrupt 0: No 1: Yes 11 IMINTCM PA1 W 0	10 10 INTCMP A0 : Interrupt 0: No 1: Yes 10 IMINTCM PA0 0	INTCAP A1 0 : Interrupt 0: No 1: Yes 9 IMINTCAP A1 0 : With MASK 0: No 1: Yes 1	INTCAP A0 0 : Interrupt 0: No 1: Yes 8 IMINTCAP A0 0 : With MASK 0: No 1: Yes 0

		7	6	5	4	3	2	1	0
	Bit Symbol	INTCPT 11	INTCPT 10	INTCPT 0F	INTCPT 0E	INTCPT 0D		INTTBTB	INTTBTA
TBTINT	Read/Write					R			A
(0xFFFF_E720)	After Reset					T		0	0
/		: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt		: Interrupt	: Interrupt
	Function	0: No	0: No	0: No	0: No	0: No	\sim	0: No	0: No
		1: Yes	1: Yes	1: Yes	1: Yes	1: Yes		1: Yes	1: Yes
		45	4.4	40	40	44			0
	Bit Symbol	15 IMINT	14 IMINT	13	12	11 IMINT	10	9 IMINT	8 IMINT
	Bit Symbol	CPT11	CPT10	IMINT CPT0F	IMINT CPT0E	CPT0D		ТВТВ	TBTA
	Read/Write					W N	(7/5)		
	After Reset						$\langle C \rangle$	0	0
		: With MASK	: With MASK	: With MASK	: With MASK	: With MASK	\sim	: With MASK	: With MASK
	Function	0: No	0: No	0: No	0: No	0: No		0: No	0: No
		1: Yes	1: Yes	1: Yes	1: Yes	1: Yes		1: Yes	1: Yes
						$\langle \rangle$)b	>		
		7	6	5	4	3	2	\wedge	0
	Bit Symbol	KEYINT7	KEYINT6	KEYINT5	KEYINT4	KEYINT3	KEYINT2	KEYINT1	KEYINT0
WUPST	Read/Write				((/ß	* 5)	\sim (())	
xFFFF_F910)	After Reset	0	0	0	0	0	0	$\langle 0 \rangle$	0
	Function	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt	: Interrupt
		0: No	0: No	0: No	0: No	0: No	0: No	0: No	0: No
		1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes	1: Yes
							\bigcirc		
				\sum)		
			C		$\langle \rangle$				
)	$\langle \Box \rangle$				
		((77~			\sim			
		$\sim (V)$	())		$\langle \rangle$				
		\frown	\subseteq	. (C	7/^				
				$<$ \lor	())				
		\bigvee							
				$ \longrightarrow $					
			<u> </u>		7				
	$\land \land$								
		Л	\land	~					
			\sim						
~	(\bigcirc)		$\sim \sim $						
				>					
		\sim (()						
	\geq		$\left(\right)$						
			$\overline{}$						

6.8.3 Detecting Interrupt Requests

Each of interrupt factors has its own interrupt detection sequence as described in Table 6.8.4. Upon detection, an interrupt request is notified to INTC for priority arbitration and then notified to the TX19A processor core. Refer to Table 6.8.5 for the detection level available for each interrupt factor.

Interrupt	Detected by	Interrupt Notification Route
(1) Interrupts from	CG	$PORT \rightarrow CG(detection) \rightarrow INTC(arbitration) \rightarrow TX19A \ Core$
external pins INT0~INTB	INTC	PORT \rightarrow INTC (detection/ arbitration) \rightarrow TX19A Core
(2)Other interrupts	INTC	Peripheral circuit \rightarrow INTC (detection/ arbitration) \rightarrow TX19A
		Core

Table 6.8.4 Location of Interrupt Request Detection	(1
Table 0.0. T Ecoadon of interrupt requeet Deteoder		

6.8.4 Interrupt Priority Arbitration

1. Seven levels of interrupt priority

Each of interrupt factors can be individually set to one of the seven interrupt priority levels by INTC.

The interrupt level to be applied is set by IMCxx <ILxxx> of INTC. The higher the interrupt level set, the higher the priority. If the value is set to "000" meaning interrupt level of 0, no interrupts will be generated by the factor. Also note that any factors of interrupt level 0 are not suspended.

2. Interrupt Level Notification

When an interrupt request is generated, INTC compares the interrupt level with the mask level. If the interrupt level is higher than the mask level set in ILEV <CMASK>, it notifies the TX19A processor of the interrupt request.

If more than one interrupts are generated at the same time, the interrupts are notified in accordance with the priority order of these interrupt levels. If more than one interrupts of a same interrupt level are generated at the same time, these interrupts are notified in the order of the interrupt number as listed in Table 6.2.

When an interrupt request of the same interrupt factor is received again before the previous interrupt has been cleared, only the first interrupt can be accepted.

3. INTC Register Update


When an interrupt request is accepted by the TX19A core, the highest interrupt level at that point in time will be set to ILEV <CMASK> and the corresponding vector value is set to IVR. Once CMASK and IVR are set, any interrupt with a higher interrupt level cannot update them or cause notification to the core until the IVR value is read.

(Note) Be sure to read the IVR value before attempting to change the ILEV value. If the ILEV value is changed before reading IVR, an unexpected interrupt request may be generated.

6.8.5 Hardware Interrupt Operation

When a hardware interrupt is generated, the TX19A core will go through the following steps to jump to the corresponding exception vector address as given in Table 6.1 according to the Status <BEV> and Cause <IV> bits of the CP0 register.

- (1) Sets Status <EXL> of CP0 register to "1."
- (2) Sets the PC value at the interrupt generation to EPC of the CP0 register.
- (3) If the shadow register set is enabled (CP0 register SSCR <SSD> = 0), SSCR <CSS/PSS> of the CP0 register will be updated and it switches to the register bank of the same interrupt level number.
- (4) The values of ILEV <CMASK/PMASKx> of INTC will be updated and the mask level is set to the interrupt level of the interrupt request accepted.
- (5) Sets IVR [7:0] to the corresponding value listed in Table 6.8.2.



6.9.1 Initialization for Interrupts

Before using interrupts, it is necessary to appropriately configure them. Necessary settings that have to be made regardless of the interrupt factors are described in Section 6.9.1.1 "Common Initialization" and settings specifically required for certain factors and applications are described in Section 6.9.1.2 "Initialization for Individual Interrupt Factors".

6.9.1.1 Common Initialization

In order to use interrupts, the following settings are necessary:

- (1) Set Status <IM [4:2]> of CP0 register to "111."
- (2) Set the base address of the interrupt vector table to IVR [31:8] of INTC.
- (3) Set the interrupt handler addresses for the respective interrupt factors to the addresses obtained as the sum of the base address of "the interrupt vector table and the IVR [7:0] values corresponding to the respective interrupt factors."

Example of the above step (1): When the interrupt exception vector address 0xBFC00400 is used

lui	r2,0x1040	; CU0=1 ,BEV =1 (r2 =0x1040_xxxx)
addiu	r2,r2,0x1C00	; IM4,IM3,IM2 =1 (r2 =0x1040_1C00)
mtc0	r2,r12	

Example of the above step (2): If Vector Table is used as the label of the interrupt vector table

lui	r3,hi(VectorTable))
addiu	r3,r3,lo(VectorTable)	; r3 =VectorTable address
lui	r2,hi(IVR)	; r2 =0xFFFF_xxxx(Upper 16 bits of IVR address)
SW	r3,lo(IVR)(r2)	; Set address of Vector Table to IVR[31:8]
	$(\vee /))$	\sim

Example of the above step (3): If the base address of interrupt vector is set to 0xBFC20000 _VectorTable section code isa32 abs=0xBFC20000

	VectorTa	able:		
	dw	_\$WINT	~	; 0 software interrupt
	dw		\mathcal{A}	; 1 INT0
	(dw	_INT1		; 2 INT1
_	dw			; 3 INT2
\langle	dw	⊇_INT3 🚫	Z	; 4 INT3
	dw	_INT4		; 5 INT4
	dw	_INT5		; 6 INT5
	dw	_INT6		; 7 INT6
	dw	_INT7		; 8 INT7

(Note) The above examples assume the use of Assembler made by Toshiba. If any third party Assembler is used, it may generate syntax errors; you are advised to modify the above statements according to the Assembler to be used.

6.9.1.2 Initialization for Individual Interrupt Factors

The registers to be set in using different interrupt factors are as listed below:

		-	
Interrupt	Detected at	Registers to be Set	Interrupt detection levels available (setting in active condition)
(1) Interrupts from external pins INT0~INTB	INTC	PxFC(PORT) PxCR(PORT) IMCxx(INTC)	With INTC, "L" and "H" levels and falling and rising edges can be set.
	CG	PxFC(PORT) PxCR(PORT) IMCGx(CG) IMCxx(INTC)	If it is to be used for recovery from Standby mode, it must be set to "H" with INTC. With CG, "L" and "H" levels and falling/rising edges can be set.
(2) Two-phase counter interrupts	INTC	PxFC(PORT) PxCR(PORT) IMCxx(INTC)	It must be set to rising edge with INTC.
(3) Other interrupts	INTC	IMCxx(INTC)	With INTC, "L" and "H" levels and falling and rising edges can be set.

Table 6.8.5	Dogiotoro	toho	Sof for	Dotooting	Intorrunto
	Redisters	lo be	Sector	Delecting	Interrubts

(Note 1) In level detection, the value is checked at internal clock timing each time. Edge detection is made by comparing the previous value with the current value at internal clock timing. As for CG edge detection, the edge of the input signal is detected without using internal clock.

(Note 2) In interrupt initialization, follow the order of the interrupt detection route as indicated in Table 6.8 before enabling the interrupts with the CP0 register. If any different setting order is used, an unexpected interrupt may be generated. So, be sure to clear interrupt factors before setting interrupt permission. Similarly, if interrupts are to be disabled, first disable the interrupt by the CP0 register and then set the registers accordingly in the reverse order of interrupt detection.

TMP19A63

- (1)Interrupts from external pins INT0~INTB
 - Use PORT PxCR and PxIE to enable an input port. (Refer to 7. Port Function)
 - Use PORT PxFC to set pin functions to INT0 INTB. (Refer to 7. Port Function)
 - Use PORT PxPUP to set pull-up connections as appropriate. (Refer to 7. Port Function)
 - Use INTC IMCx <EIMxx> to set active state. (Refer to 5.3.3 Interrupt-related Registers)
 - Use IMCGx <EMCGxx> of CG for setting to enable/disable clearing of standby modes. (Refer to INTCG Registers, Interrupts to Clear STOP and IDLE)
 - Use INTC IMCx <EIMxx> to set active state of internal interrupt signals to be notified from CG. If rising or falling edge is set with INTC IMCx < EIMxx>, set it to falling edge (set IMCx <EIMxx> to "10"). For H/L level setting, set it to "L" level (set IMCx <EIMxx> to "00". Refer to 6.9.4. Registers).

An example setting when an external interrupt "INT3" is used to clear Stop by the falling edge:

Status <ie> ="0"</ie>	; Interrupt is disabled
PMCR <pm3c> ="0"</pm3c>	; The port is set to an input port
PMFC <pm3f> ="0"</pm3f>	; The port is assigned to INT3
IMCGA <emcg32:30> ="010"</emcg32:30>	; INT3 is set to falling edge
IMCGA <int3en> ="1"</int3en>	; INT3 is set to clear Standby mode
EICRCG <icrcg3:0> ="0011"</icrcg3:0>	; Clears the INT3 standby clear request
IMC1 <eim41:40> ="01"</eim41:40>	; INT3 is set to level detection
INTCLR <eiclr7:0> ="010"</eiclr7:0>	; Clears the INT3 interrupt request
IMC1 <il42:40> ="101"</il42:40>	; Interrupt level of INT3 is set to "5."
ILEV <mlev>/<cmask> ="1"/"xxx"</cmask></mlev>	; Mask level is set to "xxx."
	(To be set simultaneously with ILEV <mlev>)</mlev>
SYNC instruction	; Stall until interrupt settings are enabled.
Status <ie> ="1"</ie>	; Interrupt is enabled

· An example setting when an external interrupt "INT3" is to be disabled:

Status</E>="0" IMC1<IL42:40> ="000" ; Interrupt is disabled.

; INT3 interrupt is disabled.

INTCLR<EICLR7:0> ="010"

; Clears the INT3 interrupt request.

(2)Other hardware interrupts

- Settings are made to use peripheral hardware devices.
- Set INTC IMCxx <EIMxx> (refer to 6.9.4 Registers).

(Note) In interrupt initialization, set INTC registers before enabling interrupts with the CP0 register. Similarly, if interrupt is to be disabled, first disable interrupt by the CP0 register and then set INTC.

6.9.1.3 Interrupt Enable

In order for an interrupt request to be accepted, all the following three parameters must be set to enable the interrupt in addition to the initial settings described in Section 6.9.11 "Initialization for Interrupts".

- Status <ERL> of the CP0 register is set to "0."
- Status <EXL> of the CP0 register is set to "0."
- Status <IE> of the CP0 register is set to "1."

By these settings, interrupt is enabled two clocks after execution of the instruction and the registers are set. Note that one of the following four methods may be used in setting Status <IE> of the CP0 register to "1."

- 1. Set Status<IE> of the CP0 register to "1" using the MTC0 instruction (32 bit ISA instruction)
- 2. Set IER of the CP0 register to any value other than "0" using the MTC0 instruction (32 bit ISA instruction). (Note 1)
- 3. Set Status<IE> of the CP0 register to "1" using the MTC0 instruction (16 bit ISA instruction).
- 4. Execute the EI instruction of 16 bit ISA. (Note 2)

(Note 1) This method is recommended for 32 bit ISA because it enables the minimum code increase and high speed processing. If Toshiba C compiler is used, this is executed by the 32 bit ISA instruction "__EI() embedded function."

(Note 2) This method is recommended for 16 bit ISA because it enables the minimum code increase and high speed processing. If Toshiba C compiler is used, this instruction is executed by the 16 bit ISA instruction "__EI() embedded function."

6.9.1.4 Interrupt Disable

To disable interrupts, either one of the following setting procedures must be performed in addition to the settings described in Section 6.9.1 "Initialization for Interrupts." When interrupts are disabled, any interrupt request will be suspended. Also note that TMP19A43 doesn't suspend any interrupt factor that is set to interrupt level 0.

- Set Status <ERL> of the CP0 register to "1."
- Set Status <EXL> of the CP0 register to "1."
- Set Status <IE> of the CP0 register to "0."

By these settings, interrupts are disabled immediately after execution of the instruction and the registers are set two clocks later.

Status <ERL> and <EXL> of CP0 register are automatically set by an interrupt or an exception and cleared by ERET instruction. These bits are automatically cleared by ERET instruction. Therefore we recommend setting Status <IE> of CP0 register to "0" to prohibit normal interrupts. Please refer to "6.9.3 Example of Multiple Interrupt Setting" for disabling interrupts using multiple interrupt. Note that one of the following methods may be used in setting Status <IE> of the CP0 register to "0."

- 1. Set Status <IE> of the CP0 register to "0" using the MTC0 instruction of 32 bit ISA.
- 2. Set IER of the CP0 register to "0" using the MTC0 instruction of 32 bit ISA. (Note 1)
- 3. Set Status <IE> of CP0 register to "0" using 16 bit ISA.
- 4. Execute DI instruction of 16 bit ISA (Note 2)

(Note 1) This method is recommended for 32 bit ISA because it enables the minimum code increase and high speed processing. If Toshiba C compiler is used, this instruction is executed by the 32 bit ISA instruction "__DI() embedded function."

(Note 2) This method is recommended for 16 bit ISA because it enables the minimum code increase and high speed processing. If Toshiba C compiler is used, this instruction is executed by the 32 bit ISA instruction "__DI() embedded function."

If the factors once enabled are to be individually disabled again after setting interrupt levels by IMCx <ILxxx> of INTC, first set the Status <ERL/EXL/EI> bits of the CP0 register to disable interrupts and then disable relevant factors individually.

Example statements to individually disable interrupt factors:

mtc0	r0, IER	; Interrupt is disabled (Status <ie> ="0").</ie>
sb	r0, IMCxx	; Interrupt factor is disabled.
sync		; Stall until it is write-enabled.
mtc0	r29, IER	; Interrupt is enabled (Status <ie> ="1").</ie>

(Note 1) The above examples assume use of Assembler made by Toshiba. If any third party Assembler is used, it may generate syntax errors; you are advised to modify the above statements according to the Assembler to be used.

6.9.2 Interrupt Processing


This section describes detailed operation of interrupt processing using the basic flow chart of Fig. 6.4.


6.9.2.1 Interrupt Response and Return

① Hardware processes to accept interrupts

After interrupt request arbitration, INTC sets the interrupt vector and interrupt level of the interrupt request accepted to IVR and ILEV<CMASK>, respectively, to notify the TX19A processor core of the interrupt level. When the interrupt level is notified, the TX19A processor core sets Status <EXL> of the CP0 register to "1" to disable interrupts and saves the PC value at the interrupt generation to EPC. If the shadow register set is enabled (CP0 register SSCR <SSD> = 0), the processor core sets the interrupt level to SSCR <CSS> of the CP0 register and switches the register bank.

When an interrupt is accepted, any ongoing execution is suspended and it automatically jumps to the exception vector address (for interrupts). Fig. 6.5 shows the sequence of accepting interrupts.





Processes to be performed by the exception handler

After an interrupt request is accepted, it automatically jumps to the exception handler where the interrupt vector address is read from INTC IVR and the user program generates the address of the interrupt handler. As in the example statements presented in Section 6.9.1, "Initialization for Interrupts" the interrupt vector base address is set to IVR[31:8] so that the IVR value becomes the interrupt vector address.

After reading the INTC IVR value, the interrupt factor is cleared. If the interrupt factor is cleared before IVR is read, correct value cannot be read because the IVR value is also cleared.

Example exception handler statement: Exception vector address (interrupt) is 0xBFC0_0400.

VECTOR_INT section code isa32 abs=0xBFC00400

Interru	ptVector:	
lui	r26,hi(IVR)	
lw	r26,lo(IVR)(r26)	; Read IVR for interrupt vector address
lui	r27,hi(INTCLR)	
sh	r26,lo(INTCLR)(r27)	; Interrupt request is cleared
lw	r26,0(r26)	; Read interrupt handler address from interrupt vector
jr	r26	; Jump to interrupt handler
nop		

(Note 1) The above example assumes use of Assembler made by Toshiba. If any third party Assembler is used, it may generate syntax errors; you are advised to modify the above statement according to the Assembler to be used.

③ Processes to be performed by the interrupt handler

Typical tasks of the interrupt handler are to save appropriate registers and to process interrupts. If the shadow register set is enabled (CP0 register SSCR $\langle SSD \rangle = 0$), the general purpose register values other than r26, r27, r28, and r29 (Shadow Register Set number 1 to 7) are automatically saved so the user program doesn't have to save these. Refer to the separate volume "TX19A Core Architecture" for details of general purpose registers that are to be automatically saved.

In general, registers other than GPR are dependent on user programs. The Status, EPC, SSCR, HI, LO, Cause, and Config values of the CP0 register shall be saved as appropriate.

For using multiple interrupts, interrupts are enabled by clearing Status <EXL> of the CP0 register to "0" after appropriate saving processes.

(Note 1) Note that general exceptions can be accepted even when interrupts are disabled. So, even when you don't use multiple interrupts, it is desirable to save any general purpose register and the CP0 register that could be overwritten by general exceptions.

to

Example interrupt handler settings to be necessary:

Save from SSCR to stack	; Save SSCR values (as appropriate)
NOP instruction	; Stall until SSCR is switched
NOP instruction	; Stall until SSCR is switched
Save from EPC to stack	; Save EPC values (as appropriate)
Save from Status to stack	; Save Status values (as appropriate)
NOP instruction	; Stall before executing ERET instruction
NOP instruction	; Stall before executing ERET instruction
Status <exl> ="0"</exl>	; Interrupt enable (only for multiple interrupts)

(Note 1) After overwriting SSCR of the CP0 register, wait for two cycles to allow for register bank switching before attempting a register access.

④ Returning from the interrupt handler

For returning from the interrupt handler to the main process, return the register values saved at the top of the interrupt handler process and set "0" to INTC ILEV <MLEV> to clear the interrupt mask level. By executing the ERET instruction after all the return tasks are completed, Status <EXL> of the CP0 register is cleared to "0" and the EPC address returns to PC for the main process to be resumed. If the shadow register set has been enabled (CP0 register SSCR <SSD> = 0), SSCR <CSS> is updated by the ERET instruction and the Shadow Register Set number is automatically decremented for automatically returning the general purpose registers saved in the register bank. If multiple interrupts are used, it is necessary to set Status <EXL> of the CP0 register to "1" to disable interrupts prior to executing the return process.

Example settings to return from the int	errupt hander:
Status <exl> ="1" ; Interrup</exl>	ot disable (only for multiple interrupts)
ILEV <mlev> ="0"</mlev>	; Decrement the mask level
SYNC instruction	; Stall until mask level is decremented
Return to SSCR	; Return SSCR values saved (as appropriate)
NOP instruction	; Stall until SSCR is switched
NOP instruction	; Stall until SSCR is switched
Return to EPC	; Return SSCR values saved (as appropriate)
Return to Status	; Return Status values saved (as appropriate)
NOP instruction	; Stall before executing ERET instruction
NOP instruction	; Stall before executing ERET instruction
ERET instruction	; Status <exl> ="0", EPC to PC, SSCR<pss></pss></exl>
SSCR <css></css>	

(Note 1) After overwriting SSCR of the CP0 register, wait for two cycles to allow for register bank switching before attempting a register access.

(Note 2) Don't access the CP0 register two instructions prior to executing the ERET instruction.

6.9.3 Example of Multiple Interrupt Setting

In "multiple interrupt" processing, a higher interrupt level interrupt is processed while an interrupt is being processed. With TMP19A63, multiple interrupts are processed through the interrupt priority arbitration function of INTC. When an interrupt request is accepted, ILEV <CMASK> of INTC is automatically updated to the interrupt level of the interrupt accepted to enable arbitration to use the priority preset by the user program.

① Additional processes required for multiple interrupts

When an interrupt is accepted, Status <EXL> of the CP0 register is set to "1" disabling further interrupts. In order to allow multiple interrupts, it is necessary to save the registers that could be overwritten by the second and the following interrupts before enabling the multiple interrupt process. For this purpose, in addition to the typical exception handler and interrupt handler processes, save the following registers before setting Status <EXL> of the CP0 register to "0" to enable interrupts.

CP0 registers that must be saved:

- EPC
- SSCR

Save the HI, LO, Cause, and Config registers as appropriate.

Status

(Note) Some of the registers may be automatically saved and returned by using some interrupt function of Toshiba C compiler. Refer to "TX19A C Compiler Reference" provided with the Toshiba C compiler for more details.


② Additional return processes required for multiple interrupts

Before returning registers in the interrupt return process, it is necessary to disable interrupts using the method described in Section 6.9.1.4 "Interrupt Disable". This is to prevent the returned register values from being corrupted by multiple interrupts. Note that the ERET instruction automatically clears Status <EXL> of the CP0 register to "0." So, by setting Status <EXL> of the CP0 register to "1" to disable interrupts in the returning process, you can return from the interrupt with interrupts enabled automatically.

③ Proper use of Status <EXL> and Status <IE>

While there is no significant distinction between the Status <EXL> and Status <IE> parameters, Status <EXL> is automatically set to "1" upon interrupt generation and cleared to "0" by the ERET instruction automatically. In saving and returning register values at the initial and final phases of an interrupt process, where interrupts have to be disabled, hardware controlled Status <EXL> is normally used. Status <IE> is used for other general interrupt enable/disable control functions.

Applicable interrupt enable/disable control sequences are described in Section 6.9.3.1, "Interrupt Control for Multiple Interrupts".



6.9.3.1 Interrupt Control for Multiple Interrupts

Fig. 6.6 Interrupt Enable/Disable Control Sequence for Multiple Interrupts

① Status<IE>=1

Interrupts can be enabled by setting Status <IE> of the CP0 register to "1" while Status <EXL> is set to "0." This optional setting is made by the software program when it is necessary.

② Interrupt generation

When an interrupt is generated, Status <EXL> of the CP0 register is set to "1" disabling further interrupts. This process is automatically performed by hardware.

③ Status<EXL>=0

If multiple interrupts are to be enabled, it is necessary to set Status <EXL> of the CP0 register to "0" to enable interrupts after relevant registers are saved. If interrupts are enabled before saving registers, a higher priority level interrupt could corrupt the register data. This optional setting is made by the software program when it is necessary.

```
④ Multiple interrupts enabled
```

This is the period multiple interrupts are enabled. Interrupts with a level higher than the present interrupt level (ILEV <CMASK>) are to be accepted. If it is desired to disable interrupts during this period, set Status <IE> of the CP0 register to "0."

```
⑤ Status<EXL>=1
```

If multiple interrupts are enabled, it is necessary to set Status <EXL> of the CP0 register to "1" to disable interrupts before returning relevant register values. If registers are saved before disabling interrupts, a higher priority level interrupt could corrupt the register data. This optional setting is made by the software program when it is necessary.

⑥ ERET instruction

This instruction returns the system to the state before the interrupt generation. If this instruction is executed while Status <EXL> of the CP0 register is set to "1," the Status <EXL> will be automatically set to "0" and interrupt is enabled (provided that Status <IE> of the CP0 register is set to "1").

⑦ Status<IE>=0

Interrupts can be disabled by setting Status <IE> of the CP0 register to "0." This optional setting is made by the software program when it is necessary.

6.9.4 Registers

6.9.4.1 Register Map

		Table 6.6 INTC Register Map	
Address	Register symbol	Register	Corresponding interrupt number
0xFFFF_E000	IMC0	Interrupt mode control register 00	0~3
0xFFFF_E004	IMC1	Interrupt mode control register 04) 4 ~ 7
0xFFFF_E008	IMC2	Interrupt mode control register 08	8 ~ 11
0xFFFF_E00C	IMC3	Interrupt mode control register 12	12 ~ 15
0xFFFF_E010	IMC4	Interrupt mode control register 16	16 ~ 19
0xFFFF_E014	IMC5	Interrupt mode control register 20	20 ~ 23
0xFFFF_E018	IMC6	Interrupt mode control register 24	24 ~ 27
0xFFFF_E01C	IMC7	Interrupt mode control register 28	28 ~ 31
0xFFFF_E020	IMC8	Interrupt mode control register 32	32 ~ 35
0xFFFF_E024	IMC9	Interrupt mode control register 36	36~39
0xFFFF_E028	IMCA	Interrupt mode control register 40	40~43
0xFFFF_E02C	IMCB	Interrupt mode control register 44	44 ~ 47
0xFFFF_E030	IMCC	Interrupt mode control register 48) 48 ~ 51
0xFFFF_E034	IMCD	Interrupt mode control register 52	52 ~ 55
0xFFFF_E038	IMCE	Interrupt mode control register 56	56 ~ 59
0xFFFF_E03C	IMCF	Interrupt mode control register 60	60 ~ 63
0xFFFF_E040	IVR	Interrupt vector register	
0xFFFF_E060	INTCLR	Interrupt request clear register	
0xFFFF_E10C	ILEV	Interrupt mask level register	

Table	66	INTC	Register	Map
Tuble	0.0	11110	regiotor	iviup

(Note 1) While the interrupt mode control register (IMCxx) is a 32 bit register, 8 bit/16 bit access is also accepted.

6.9.4.2 Interrupt Vector Registers (IVR)

For an interrupt generated, the IVR register indicates the interrupt vector address of the corresponding interrupt factor. When an interrupt request is accepted, the corresponding value as listed in Table 6.2 is set to IVR [7:0]. By setting the base address of interrupt vectors to IVR [31:8], a read/write register, simply reading the IVR value can provide the corresponding interrupt vector address.

			Interrup	ot Vector F	Register		\square	~	
		7	6	5	4	3(()	7/(2	1	0
IVR	Bit Symbol	IVR7	IVR6	IVR5	IVR4	IVR3	WR2	IVR1	IVR0
(0xFFFF_E040)	Read/Write				F	2			
	After Reset	0	0	0	0	(0)	> 0	0	0
	Function		The vector c	of the interrup	t factor gene	erated is set.		Always rea	ds "0."
		15	14	13	12	₹¶,	10	9	8
	Bit Symbol	IVR15	IVR14	IVR13	IVR12	IVR11	IVR10	IVR9	IVR8
	Read/Write				R/W	\searrow	6		R
	After Reset	0	0	0	$\langle 0 \rangle$) 0 <		0	0
	Function			C			1		Always
							\sim	\bigcirc	reads "0."
		23	22	21	20	19 ((18	17	16
	Bit Symbol	IVR23	IVR22	IVR21	IVR20	IVR19	WR18	IVR17	IVR16
	Read/Write			()	> R/		\wedge		
	After Reset	0	0		0)) 0	0	0
	Function		21			\sim			
		31	30	29	28	27	26	25	24
	Bit Symbol	IVR31	IVR30	IVR29	IVR28	IVR27	IVR26	IVR25	IVR24
	Read/Write)	R/	W			
	After Reset	0) A	0	<u> </u>	0	0	0	0
	Function))						


6.9.4.3 Interrupt Level Register (ILEV)

ILEV is the register to control the interrupt level to be used by INTC in notifying interrupt requests to the TX19A processor core.

Interrupts with interrupt levels not higher than ILEV <CMASK> are suspended. The interrupt priority level "7" is the highest priority and "1" the lowest. Note that any interrupt with interrupt level 0 is not suspended.

When a new interrupt is generated, the corresponding interrupt level is stored in <CMASK> and any previously stored values are incremented in mask levels such that the previous CMASK is saved in PMASK0 and PMASK0 is saved in PMASK1 and so on. For writing a new value to <CMASK>, set "1" to <MLEV> and write <CMASK> simultaneously. Writing a new value to <PMASKx> cannot be made.

When <MLEV> is set to "0," the interrupt mask levels in the register shift back to the previous state such that PMASK0 is moved to CMASK and PMASK1 is moved to PMASK0, and so on. The last <PMASK6> is set to "000." If it is used in returning from an interrupt process, be sure to set <MLEV> to "0" before executing the ERET instruction. <MLEV> always reads "0."



Interrupt Level Register

6.9.4.4 Interrupt Mode Control Registers (IMCxx)

IMCxx is comprised of <ILxx>, which determines the interrupt levels of individual interrupt factors, <DMxx>, which is used to set activation factors of DMA transfer, and <EIMxx>, which determines active state of interrupt requests.

(0xFFFF_E000)	Bit Symbol Read/Write	7 R	6 EIM01	5 EIM00	4 DM0	3	2 11102	1 IL01	0 IL00	
(0xFFFF_E000)	Read/Write	R	EIM01		DM0		1602		ILOO	
		ĸ								
		•	-	R/W		R	$(\bigcirc$	R/W	-	
	After Reset	0	0	0	0	0	0		0	
	Function	Always		ive state of	DMAC	Always reads "0."	If DM0 = 0, select the interrupt level for			
		reads "0."	interrupt rec 00: "L" level	•	activation	reads 0.		e interrupt umber 0 (sofi		
			00: L level		factor.			able interrup		
			10: Disable		0: Non		000. Dis			
			11: Disable		activation factor		If $DM0 = 1$,	1. 17		
			Be sure to		1: Interrupt		/ 1	DMAC chanr	nel	
			20 00.0 10		number 0	\sim	000~01			
					is set as the	$\langle \rangle$	100~111	1: 4-7		
					activation		~	$\leq \langle \rangle$	/	
L					factor			$\langle \rangle$		
		15	14	13	12//	 11 	<u>∧</u> 10(()) _9 `	8	
Γ	Bit Symbol		EIM11	EIM10	DM1	\sum	↓L12	(Z/JL1))	IL10	
	Read/Write	R		R/W	(\land)	R		R/W		
	After Reset	0	0	0	0	0		0	0	
	Function	Always	Selects act	ive state of	Set as	Always	If $DM1 = 0$,			
		reads "0."	interrupt red		DMAC	reads "0."	select th	e interrupt	level fo	
			00: "L" level		activation	$(\cap$	/ / \ ·	umber 1 (INT	,	
			01: "H" leve		factor. 0: Non		000: Disable interrupt 001~111: 1~7 If DM1 = 1,			
			10: Falling e		activation					
			11: Rising e		factor					
				Set it to "0" when 1: Interrupt number 1				DMAC chanr	nel	
			using CG.		is set as	\searrow //	000~011			
				\mathcal{I}	the		100~111	1:4~7		
			\overline{C}		activation factor	\sim				
		23	(22))	21	20	19	18	17	16	
E. E.	Bit Symbol	20	EIM21	EIM20	DM2		IL22	IL21	IL20	
	Read/Write	R		R/W <	DIVIZ	R	ILZZ	R/W	IL20	
	After Reset))0	0	0	0	0	0	0	
	Function	Always			Set as	Always	0 = 0,	0	0	
	I unction	reads "0."	interrupt rec		DMAC	reads "0."		he interrupt	level fo	
		Jogdo U.		0: "L" level ac		10000 0.		number 2 (IN		
			01: "H" leve					isable interru	,	
		\searrow	10: Falling	edge	0: Non activation		001~11	11: 1~7		
	$\land \land$		11: Rising e	dge	factor		If $DM2 = 1$,			
	\sum			"0" when	1: Interrupt		select the	e DMAC char	inel	
	\sim	7	using CG.		number 2 is set as		000~011			
K	\sim		21		the		100~111	1: 4~7		
					activation					
	\sim	A21 (20	20	factor	27	26	25	24	
						21			24	
			Elivi31		DIVI3	c	IL32		IL30	
			0		0		0	-	0	
		-		-	-	-		0	0	
~	Function	Always reads "0."	interrupt rec		DMAC	Always reads "0."		nterrupt level	for interru	
		Teaus 0.	00: "L" level	10000	activation	Teaus 0.	number 3	•	ior interru	
			01: "H" level		factor.			ble interrupt		
			10: Falling e		0: Non		000. Disa 001~111:	•		
			11: Rising e		activation factor		If DM3 = 1,			
				" 0 " when				DMAC chann	el	
			using CG.		number 3			11: 0~3	-	
			J ·		in and an			-		
					is set as		100~1	11: 4~7		
					the activation		100~1	11: 4~7		
	Bit Symbol Read/Write After Reset Function	31 R 0 Always		29 EIM30 R/W 0 ive state of	28 DM3 0 Set as	27 R 0 Always	26 IL32 0 If DM3 = 0,	25 IL31 R/W 0		


	-								
		7	6	5	4	3	2	1	0
IMC1	Bit Symbol		EIM41	EIM40	DM4		IL42	IL41	IL40
(0xFFFF_E004)	Read/Write	R		R/W		R		R/W	
	After Reset	0	0	0	0	0	0	0	0
	Function	Always		ive state of		Always	If $DM4 = 0$,		
		reads "0."	interrupt red		DMAC	reads "0."		nterrupt level	for interrupt
			00: "L" leve		activation		number 4	· ·	
			01: "H" leve		factor.		000: Disa	ble interrupt	
			10: Falling (11: Rising e	-	0: Non activation		1001 - 111		
				"O" when	factor			DMAC chann	el
			using CG.	• • • • • • • • • • • • • • • • • • • •	1:			11:0~3	
			-		Interrupt		100~1	11: 4~7	
					number 4	\sim (
					is set as		$\langle \cup \rangle$		
					the				
					activation factor		$\langle \gamma \rangle$		
		15	14	13	12	1	10	9	8
	Dit Cumbel	13							
	Bit Symbol Read/Write	R	EIM51	EIM50 R/W	DM5	R	IL52	R/W	IL50
	After Reset	0 R	0	R/W 0	0	R 0	0	0	0
	Function	Always	-		Set as	Always	If DM5 = 0,		U
		reads "0."	interrupt red		DMAC	reads "0."		terrupt level	for interrupt
			00: "L" leve		activation		number 5		· · · · · · · · · · · ·
			01: "H" leve	· · · · · · · · · · · · · · · · · · ·	factor.			ble interrupt	
			10: Falling	0	0: Non		001~111:	1~7	
			11: Rising e		activation		If $DM5 = 1$,		-1
			using CG.	"0" when	factor 1: Interrupt	$\left(\right)$		DMAC chann 11: 0~3	ei
			using CO.	Δ	number 5			11: 4~7	
				$\langle \bigcirc \rangle$	is set as				
				\swarrow	the				
			\square	$\langle \rangle$	activation				
					factor		10	47	10
		23	22	/21	20	19	18	17	16
	Bit Symbol		EIM61	EIM60	DM6		IL62	IL61	IL60
	Read/Write	R		R/W		R	0	R/W	0
	After Reset Function	0 Always	0 Selecte est	0 ive state of	Cot no	0	0 If DM6= 0,	0	0
	FUNCTION	reads "0."	interrupt red		DMAC	Always reads "0."		nterrupt level	for interrunt
		reaus v.	00: "L" leve		activation	Teaus 0.		(INT5)	or interrupt
			01: "H" leve	r (V/	factor.			ble interrupt	
					factor. 0: Non			ble interrupt	
			01: "H" leve 10: Falling e 11: Rising e	edge			000: Disa 001~111: If DM6 = 1,	ble interrupt 1~7	
			01: "H" leve 10: Falling e 11: Rising e Set it to	edge	0: Non activation factor		000: Disa 001~111: If DM6 = 1, select the	ble intérrupt 1~7 DMAC chann	el
			01: "H" leve 10: Falling e 11: Rising e	edge	0: Non activation factor 1: Interrupt		000: Disa 001~111: If DM6 = 1, select the 000~0	ble interrupt 1~7 DMAC chann 11: 0~3	el
			01: "H" leve 10: Falling e 11: Rising e Set it to	edge	0: Non activation factor 1: Interrupt number 6		000: Disa 001~111: If DM6 = 1, select the	ble interrupt 1~7 DMAC chann 11: 0~3	el
			01: "H" leve 10: Falling e 11: Rising e Set it to	edge	0: Non activation factor 1: Interrupt		000: Disa 001~111: If DM6 = 1, select the 000~0	ble interrupt 1~7 DMAC chann 11: 0~3	el
			01: "H" leve 10: Falling e 11: Rising e Set it to	edge	0: Non activation factor 1: Interrupt number 6 is set as		000: Disa 001~111: If DM6 = 1, select the 000~0	ble interrupt 1~7 DMAC chann 11: 0~3	el
			01: "H" leve 10: Falling of 11: Rising of Set it to using CG.	edge edge " 0" when	0: Non activation factor 1: Interrupt number 6 is set as the		000: Disa 001~111: If DM6 = 1, select the 000~0 ⁻ 100~1 ⁻	ble interrupt 1~7 DMAC chann 11: 0~3 I1: 4~7	
		31 (01: "H" leve 10: Falling e 11: Rising e Set it to	edge	0: Non activation factor 1: Interrupt number 6 is set as the activation	27	000: Disa 001~111: If DM6 = 1, select the 000~0	ble interrupt 1~7 DMAC chann 11: 0~3	el 24
	Bit Symbol		01: "H" leve 10: Falling of 11: Rising of Set it to using CG.	edge edge " 0" when	0: Non activation factor 1: Interrupt number 6 is set as the activation factor	27	000: Disa 001~111: If DM6 = 1, select the 000~0 ⁻ 100~1 ⁻	ble interrupt 1~7 DMAC chann 11: 0~3 I1: 4~7	
	Bit Symbol Read/Write	R	01: "H" leve 10: Falling of 11: Rising of Set it to using CG. 30 EIM71	edge "0" when 29	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7	R	000: Disa 001~111: If DM6 = 1, select the 000~0' 100~1' 26 IL72	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25	24 IL70
	Read/Write After Reset	R	01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIM71 0	29 EIM70 R/W 0	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7	R 0	000: Disa 001~111: If DM6 = 1, select the 000~0' 100~1' <u>26</u> IL72 0	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71	24
	Read/Write	R 0 Always	01: "H" leve 10: Falling of 11: Rising e Set it to using CG. 30 EIM71 0 Selects act	29 EIM70 R/W 0 ive state of	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as	R 0 Always	000: Disa 001~111: If DM6 = 1, select the 000~0' 100~1' <u>26</u> IL72 0 If DM7= 0,	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0	24 IL70 0
	Read/Write After Reset	R	01: "H" leve 10: Falling of 11: Rising of Set it to using CG. 30 EIM71 0 Selects act interrupt rec	29 EIM70 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as DMAC	R 0	000: Disa 001~111: If DM6 = 1, select the 000~0' 100~1' 100~1' <u>26</u> IL72 0 If DM7= 0, select the in	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0 nterrupt level	24 IL70 0
	Read/Write After Reset	R 0 Always	01: "H" leve 10: Falling of 11: Rising e Set it to using CG. 30 EIM71 0 Selects act interrupt rec 00: "L" level	29 EIM70 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as DMAC activation	R 0 Always	000: Disa 001~111: If DM6 = 1, select the 000~0' 100~1' 100~1' <u>26</u> IL72 0 If DM7= 0, select the in number 7	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0 hterrupt level 7 (INT6)	24 IL70 0
	Read/Write After Reset	R 0 Always	01: "H" leve 10: Falling of 11: Rising e Set it to using CG. 30 EIM71 0 Selects act interrupt rec 00: "L" level 01: "H" level	29 EIM70 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as DMAC activation factor.	R 0 Always	000: Disa 001~111: If DM6 = 1, select the 000~0' 100~1' 100~1' <u>100~1'</u> <u>100~1'</u> <u>100~1'</u> <u>100~1'</u> <u>100~1'</u> <u>100~1'</u>	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0 hterrupt level (INT6) ble interrupt	24 IL70 0
	Read/Write After Reset	R 0 Always	01: "H" leve 10: Falling of 11: Rising of Set it to using CG. 30 EIM71 0 Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling of	29 EIM70 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as DMAC activation factor. 0: Non	R 0 Always	000: Disa 001~111: If DM6 = 1, select the 000~0 ⁻ 100~1 ⁻ <u>26</u> IL72 0 If DM7= 0, select the in number 7 000: Disa 001~111:	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0 hterrupt level (INT6) ble interrupt	24 IL70 0
	Read/Write After Reset	R 0 Always	01: "H" leve 10: Falling of 11: Rising of Set it to using CG. 30 EIM71 0 Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling of 11: Rising of	29 EIM70 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as DMAC activation factor.	R 0 Always	000: Disa 001~111: If DM6 = 1, select the 000~0 ⁻ 100~1 ⁻ <u>26</u> IL72 0 If DM7= 0, select the in number 7 000: Disa 001~111: If DM7 = 1,	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0 hterrupt level (INT6) ble interrupt	24 IL70 0 for interrupt
	Read/Write After Reset	R 0 Always	01: "H" leve 10: Falling of 11: Rising of Set it to using CG. 30 EIM71 0 Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling of 11: Rising of	29 EIM70 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as DMAC activation factor. 0: Non activation	R 0 Always	000: Disa 001~111: If DM6 = 1, select the 000~0 ⁻ 100~1 ⁻ 26 IL72 0 If DM7= 0, select the in number 7 000: Disa 001~111: If DM7 = 1, select the	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0 hterrupt level 7 (INT6) ble interrupt 1~7	24 IL70 0 for interrupt
	Read/Write After Reset	R 0 Always	01: "H" leve 10: Falling of 11: Rising e Set it to using CG. 30 EIM71 0 Selects act interrupt rec 00: "L" leve 01: "H" leve 10: Falling e Set it to	29 EIM70 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as DMAC activation factor. 0: Non activation factor	R 0 Always	000: Disa 001~111: If DM6 = 1, select the 000~0 ⁻ 100~1 ⁻ 26 IL72 0 If DM7= 0, select the in number 7 000: Disa 001~111: If DM7 = 1, select the	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0 hterrupt level 7 (INT6) ble interrupt 1~7 DMAC chann 11: 0~3	24 IL70 0 for interrupt
	Read/Write After Reset	R 0 Always	01: "H" leve 10: Falling of 11: Rising e Set it to using CG. 30 EIM71 0 Selects act interrupt rec 00: "L" leve 01: "H" leve 10: Falling e Set it to	29 EIM70 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 7 is set as	R 0 Always	000: Disa 001~111: If DM6 = 1, select the 000~0' 100~1' 26 IL72 0 If DM7= 0, select the in number 7 000: Disa 001~111: If DM7 = 1, select the 000~0'	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0 hterrupt level 7 (INT6) ble interrupt 1~7 DMAC chann 11: 0~3	24 IL70 0 for interrupt
	Read/Write After Reset	R 0 Always	01: "H" leve 10: Falling of 11: Rising e Set it to using CG. 30 EIM71 0 Selects act interrupt rec 00: "L" leve 01: "H" leve 10: Falling e Set it to	29 EIM70 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 7 is set as the	R 0 Always	000: Disa 001~111: If DM6 = 1, select the 000~0' 100~1' 26 IL72 0 If DM7= 0, select the in number 7 000: Disa 001~111: If DM7 = 1, select the 000~0'	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0 hterrupt level 7 (INT6) ble interrupt 1~7 DMAC chann 11: 0~3	24 IL70 0 for interrupt
	Read/Write After Reset	R 0 Always	01: "H" leve 10: Falling of 11: Rising e Set it to using CG. 30 EIM71 0 Selects act interrupt rec 00: "L" leve 01: "H" leve 10: Falling e Set it to	29 EIM70 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 6 is set as the activation factor 28 DM7 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 7 is set as	R 0 Always	000: Disa 001~111: If DM6 = 1, select the 000~0' 100~1' 26 IL72 0 If DM7= 0, select the in number 7 000: Disa 001~111: If DM7 = 1, select the 000~0'	ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 IL71 R/W 0 hterrupt level 7 (INT6) ble interrupt 1~7 DMAC chann 11: 0~3	24 IL70 0 for interrupt

	< _				1			1	
		7	6	5	4	3	2	1	0
IMC2	Bit Symbol		EIM81	EIM80	DM8		IL82	IL81	IL80
(0xFFFF_E008)	Read/Write	R		R/W	1	R		R/W	
	After Reset	0	0	0	0	0	0	0	0
	Function	Always reads "0."				Always	If $DM8 = 0$,		forinterest
		reads "0."	interrupt ree 00: "L" leve		DMAC activation	reads "0."	select the ir number 8	nterrupt level	for interrupt
			00. L leve		factor.			ble interrupt	
			10: Falling		0: Non		001~111:		
			11: Rising e		activation		If DM8 = 1,		
				"0" when	factor			DMAC chann	el
			using CG.		1:			11:0~3	
					Interrupt	(100~1	11: 4~7	
					number 8		$\sqrt{5}$		
					is set as the		\mathcal{S}		
					activation	$(\bigcirc$			
					factor) 🖓		
		15	14	13	12		10	9	8
	Bit Symbol	/	EIM91	EIM90	DM9	\sim	IL92	IL91	IL90
	Read/Write	R		R/W		R	/	R/W	7
	After Reset	0	0	0	0	0	0	0	0
	Function	Always	Selects act	ive state of		Always	If DM9 = 0,		
		reads "0."	interrupt red		DMAC	reads "0."		nterrupt level	for interrupt
			00: "L" leve		activation		number 9		
			01: "H" leve		factor.			ble interrupt	
			10: Falling e 11: Rising e		0: Non activation		001~111: If DM9 = 1,	1~1	
				"O" when				DMAC chann	el
			using CG.		1: Interrupt	(\mathcal{O})		11: 0~3	
			_	()	number 9	\sim \lor))100~11	1: 4~7	
			<	$1(\bigcirc)$	is set as	\sim / \sim			
					the				
				$\sqrt{\sim}$	activation factor				
	/	23	22))21	20	19	18	17	16
	Bit Symbol	\sim	EtMA1	EIMA0	DMA		ILA2	ILA1	ILA0
	Read/Write	R		R/W	\sim	R		R/W	
	Read/Write After Reset	R 0		R/W 0	(10)	R 0	0	R/W 0	0
		0 Always	Selects act	0 ive state of	Set as	0 Always	If $DMA = 0$,	0	
	After Reset	0	Selects act interrupt rec	0 ive state of quest:	Set as DMAC	0	If DMA = 0, select the ir	0 nterrupt level	
	After Reset	0 Always	Selects act interrupt rec 00: "L" level	0 ive state of quest:	Set as DMAC activation	0 Always	If DMA = 0, select the ir number 1	0 nterrupt level 0 (INT9)	
	After Reset	0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve	0 ive state of quest:	Set as DMAC activation factor.	0 Always	If DMA = 0, select the ir number 1 000: Disa	0 nterrupt level 0 (INT9) ble interrupt	
	After Reset	0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e	0 ive state of quest:	Set as DMAC activation factor. 0: Non	0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111:	0 nterrupt level 0 (INT9) ble interrupt 1~7	
	After Reset	0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e	0 ive state of quest:	Set as DMAC activation factor.	0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1,	0 nterrupt level 0 (INT9) ble interrupt 1~7	for interrupt
	After Reset	0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e	0 ive state of quest:	Set as DMAC activation factor. 0: Non activation	0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I	0 nterrupt level 0 (INT9) ble interrupt 1~7	for interrupt
	After Reset	0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to	0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10	0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I	0 nterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3	for interrupt
	After Reset	0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to	0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as	0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0	0 nterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3	for interrupt
	After Reset	0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to	0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the	0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0	0 nterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3	for interrupt
	After Reset	0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to	0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation	0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0	0 nterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3	for interrupt
	After Reset	0 Always reads "0."	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG.	0 ive state of uest: edge edge "0" when	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor	0 Always reads "0."	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11	0 nterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7	for interrupt el
	After Reset Function	0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to	0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation	0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25	for interrupt
	After Reset	0 Always reads "0."	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG.	0 ive state of quest: edge "0" when	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28	0 Always reads "0."	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11	0 nterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7	for interrupt el 24
	After Reset Function	0 Always reads "0."	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG.	0 ive state of quest: edge "0" when 29 EIMB0	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28	0 Always reads "0." 27	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 1: 4~7 25 ILB1	for interrupt el 24
	After Reset Function	0 Always reads "0." 31	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0	0 ive state of quest: edge edge "0" when 29 EIMB0 R/W	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB	0 Always reads "0." 27 R 0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 <u>26</u> ILB2 0 If DMB = 0,	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 1: 4~7 25 ILB1 R/W 0	for interrupt el 24 ILB0 0
	After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0 Selects act interrupt rec	0 ive state of quest: edge edge "0" when <u>29</u> <u>EIMB0</u> <u>R/W</u> 0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB 0 Set as DMAC	0 Always reads "0." 27 R 0	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 26 ILB2 0 If DMB = 0, select the ir	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 1: 4~7 25 ILB1 R/W 0 hterrupt level	for interrupt el 24 ILB0 0
	After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0 Selects act interrupt rec 00: "L" level	0 ive state of quest: dedge "0" when "0" when EIMB0 R/W 0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB 0 Set as DMAC activation	0 Always reads "0." 27 R 0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 26 ILB2 0 If DMB = 0, select the ir number 1	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 1: 4~7 25 ILB1 R/W 0 hterrupt level 1 (INTA)	for interrupt el 24 ILB0 0
	After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0 Selects act interrupt rec 00: "L" level 01: "H" leve	0 ive state of quest: edge edge "0" when "0" when R/W 0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB 0 Set as DMAC activation factor.	0 Always reads "0." 27 R 0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 26 ILB2 0 If DMB = 0, select the ir number 1 000: Disa	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 1: 4~7 25 ILB1 R/W 0 hterrupt level 1 (INTA) ble interrupt	for interrupt el 24 ILB0 0
	After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0 Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e	0 ive state of quest: dedge dedge "0" when EIMB0 R/W 0 ive state of quest: l edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB 0 Set as DMAC activation factor. 0: Non	0 Always reads "0." 27 R 0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 26 ILB2 0 If DMB = 0, select the ir number 1 000: Disa 001~111:	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 1: 4~7 25 ILB1 R/W 0 hterrupt level 1 (INTA) ble interrupt 1~7	for interrupt el 24 ILB0 0
	After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0 Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e	0 ive state of uest: edge edge "0" when 29 EIMB0 R/W 0 ive state of uest: I edge edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB 0 Set as DMB 0 Set as DMAC activation factor. 0: Non activation	0 Always reads "0." 27 R 0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 26 ILB2 0 If DMB = 0, select the ir number 1 000: Disa 001~111: If DMB = 1,	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 1: 4~7 25 ILB1 R/W 0 hterrupt level 1 (INTA) ble interrupt 1~7	for interrupt el 24 ILB0 0 for interrupt
	After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0 Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to	0 ive state of quest: dedge dedge "0" when EIMB0 R/W 0 ive state of quest: l edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB 0 Set as DMAC activation factor. 0: Non activation factor.	0 Always reads "0." 27 R 0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 26 ILB2 0 If DMB = 0, select the ir number 1 000: Disa 001~111: If DMB = 1,	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 1: 4~7 25 ILB1 R/W 0 hterrupt level 1 (INTA) ble interrupt 1~7 DMAC chann	for interrupt el 24 ILB0 0 for interrupt
	After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0 Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e	0 ive state of uest: edge edge "0" when 29 EIMB0 R/W 0 ive state of uest: I edge edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB 0 Set as DMB 0 Set as DMAC activation factor. 0: Non activation	0 Always reads "0." 27 R 0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 26 ILB2 0 If DMB = 0, select the ir number 1 000: Disa 001~111: If DMB = 1, select the I	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 ILB1 R/W 0 hterrupt level 1 (INTA) ble interrupt 1~7 DMAC chann 1: 7 DMAC chann 1: 0~3	for interrupt el 24 ILB0 0 for interrupt
	After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0 Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to	0 ive state of uest: edge edge "0" when 29 EIMB0 R/W 0 ive state of uest: I edge edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB 0 Set as DMB 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt	0 Always reads "0." 27 R 0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 26 ILB2 0 If DMB = 0, select the ir number 1 000: Disa 001~111: If DMB = 1, select the I 000~01	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 ILB1 R/W 0 hterrupt level 1 (INTA) ble interrupt 1~7 DMAC chann 1: 7 DMAC chann 1: 0~3	for interrupt el 24 ILB0 0 for interrupt
	After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0 Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to	0 ive state of uest: edge edge "0" when 29 EIMB0 R/W 0 ive state of uest: I edge edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 11 is set as the	0 Always reads "0." 27 R 0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 26 ILB2 0 If DMB = 0, select the ir number 1 000: Disa 001~111: If DMB = 1, select the I 000~01	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 ILB1 R/W 0 hterrupt level 1 (INTA) ble interrupt 1~7 DMAC chann 1: 7 DMAC chann 1: 0~3	for interrupt el 24 ILB0 0 for interrupt
	After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to using CG. 30 EIMB1 0 Selects act interrupt rec 00: "L" level 01: "H" leve 10: Falling e 11: Rising e Set it to	0 ive state of uest: edge edge "0" when 29 EIMB0 R/W 0 ive state of uest: I edge edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number10 is set as the activation factor 28 DMB 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 11 is set as	0 Always reads "0." 27 R 0 Always	If DMA = 0, select the ir number 1 000: Disa 001~111: If DMA = 1, select the I 000~0 100~11 26 ILB2 0 If DMB = 0, select the ir number 1 000: Disa 001~111: If DMB = 1, select the I 000~01	0 hterrupt level 0 (INT9) ble interrupt 1~7 DMAC chann 11: 0~3 11: 4~7 25 ILB1 R/W 0 hterrupt level 1 (INTA) ble interrupt 1~7 DMAC chann 1: 7 DMAC chann 1: 0~3	for interrupt el 24 ILB0 0 for interrupt



IMC3 (0xFF

		7	6	5	4	3	2	1	0
MC3	Bit Symbol		EIMC1	EIMC0	DMC	· /	ILC2	ILC1	ILC0
(0xFFFF_E00C)	Read/Write	R		R/W		R		R/W	
/	After Reset	0	0	0	0	0	0	0	0
	Function	Always	Selects act	ive state of	Set as	Always	If $DMC = 0$,		
		reads "0."	interrupt rec		DMAC	reads "0."		nterrupt level	for interrupt
			00: "L" level		activation		number 1	· · ·	
			01: "H" leve 10: Falling e		factor. 0: Non		000: Disa 001~111:	ble interrupt	
			11: Rising e		activation		If DMC = 1,		
				"0" when				DMAC chann	el
			using CG.		1: Interrupt	(11: 0~3	
					number	$\langle \langle \rangle$	100~11	11: 4~7	
					12 is set as the				
					activation				
					factor		15		
	/	15	14	13	12	$(\uparrow \uparrow)$	10	9	8
	Bit Symbol	/	EIMD1	EIMD0		\searrow	ILD2	/ILD1	> ILD0
	Read/Write	R		R/W		R	(R/W	
	After Reset	0	0	0	07/	0	0	$\langle 0 \rangle$	0
	Function	Always	Selects acti			Always	$\int DMD = 0,$		(
		reads "0."	interrupt rec 01: "H" leve		DMAC activation	reads "0."		nterrupt level I3 (KWUP)	for interrupt
			ы. п ieve	·	factor.			ble interrupt	
				AC	0: Non		001~111:		
					activation		If DMD = 1,		
					factor	$(\cap$		DMAC chann	el
					1: Interrupt	\sim	//	11: 0~3 11: 4~7	
			<	$\langle \rangle \rangle$	number 13 is set as	\sim	100~1	11.4~/	
					the				
			$(\cap$	$\mathcal{I} \mathcal{I}$	activation				
					factor				
		23	22	21	20	19	18	17	16
	Bit Symbol		EIME1	EIME0	DME		ILE2	ILE1	ILE0
	Read/Write After Reset	R 0		R/W0		R 0	0	R/W 0	0
	Function	Always	Selects acti			Always	If DME= 0,	0	0
	T diriotion	reads "0."	interrupt rec		DMAC	reads "0."		nterrupt level	for interrupt
		$)) \sim$	11: Rising e		activation			I4 (INTRX0)	•
			\sim	\searrow //	factor.			ble interrupt	
		$\langle \langle \rangle$			0: Non		001~111:		
			$\langle \langle \langle \langle \rangle \rangle$		activation factor		If DME = 1, select the l	DMAC chann	وا
	\sim \sim	\sim			1: Interrupt			11: 0~3	
	SK .			\searrow	number			1: 4~7	
	\sim	7	\land	-	14 is set as				
/	\sim		21		the				
\sim (())				activation factor				
	\swarrow	/31 ((30	29	28	27	26	25	24
	Bit Symbol	(\land)	EIMF1	EIMF0	DMF		ILF2	ILF1	ILF0
	Read/Write	R		R/W		R		R/W	
	After Reset	0	0	0	0	0	0	0	0
\checkmark	Function	Always	Selects acti			Always	If $DMF = 0$,		
		reads "0."	interrupt req		DMAC	reads "0."		nterrupt level	for interrupt
			11: Rising e	-	activation factor.			5 (INTTX0) ble interrupt	
					0: Non		000: Disa 001~111:		
					activation		If $DMF = 1$,		
					factor			DMAC chann	el
					1: Interrupt			11: 0~3	
					number		100~11	1: 4~7	
					15 is set as the				
					tne activation				
					factor				



(Note) Default values of EIMxx0 and EIMxx1 are different from the values to be used. Properly set them to the specified values before use.

		7	6	5	4	3	2	1	0	
IMC5	Bit Symbol	/	EIM141	EIM140	DM14	/	IL142	IL141	IL140	
(0xFFFF_E014)	Read/Write	R		R/W	1	R		R/W 0		
	After Reset	0	0	0	0	0	0	0		
	Function	Always reads "0."			Set as DMAC	Always reads "0."	Always If DM14= 0,			
		reads 0.	interrupt rec 11: Rising e		activation factor.	reads 0.		select the interrupt level for interrupt number 20 (INTSBI0)		
			Be sure to	-	0: Non			ble interrupt		
			20 00.0 10		activation		001~111:			
					factor		If DM14 = 1	ų		
					1: Interrupt			DMAC chann	el	
					number			11:0~3		
					20 is set as	(100~11	1:4~/		
					the activation	$\langle \langle $	//))			
					factor					
		15	14	13	12	(11	10	9	8	
	Bit Symbol		EIM151	EIM150	DM15	AC	/IL152	IL151	IL150	
	Read/Write	R		R/W		R		RAW		
	After Reset	0	0	0	0 🗸	$\langle 0 \rangle$	0		0	
	Function	Always			Set as DMAC		If DM15 = 0		/	
		reads "0."	interrupt req		activation	reads "0."		terrupt level		
			11: Rising e	0	factor.))		1) (INTADHP	A)	
			Be sure to	set "11."	0: Non activation	2	000: Disa 001~111:	ble interrupt		
					factor		If DM15 = 1			
				~(C	1: Interrupt			, DMAC chann	el	
				$\leq \zeta$	number			11: 0~3		
					21 is set as	6	100~11	1: 4~7		
				$\square(\square)$	the		$\langle \gamma \rangle$			
					activation factor	\sim)			
		23	22	21	20	19	18	17	16	
	Bit Symbol	<u></u>	EIM161	EIM160	DM16		IL162	IL161	IL160	
	Read/Write	R		R/W	BIIITO	R	IL IOZ	R/W	IL 100	
	After Reset	0	0	0	0	0	0	0	0	
	Function	Always	Selects acti		Set as DMAC	Always	If DM16 = 0	,		
		reads "0."	interrupt req		activation	reads "0."		terrupt level		
			11: Rising e	-	factor.			2 (INTADHP	B)	
		(())	Be sure to	set "11." <	0: Non		000: Disa 001~111:	ble interrupt		
		$\sum \langle \chi \rangle$))	6	activation factor		lf DM16 = 1			
				$\langle \langle \rangle \rangle$	1: Interrupt			, DMAC chann	el	
				//	number			11: 0~3		
					22 is set as		100~1	11: 4~7		
		\searrow			the					
	$\frown \frown$			\sim	activation factor					
		31	30	29	28	27	26	25	24	
	Bit Symbol		EIM171	EIM170	DM17		IL172	IL171	IL170	
	Read/Write	R		R/W	0.011	R	12/12	R/W		
$\langle \rangle$	After Reset	0		0	0	0	0	0	0	
	Function	Always	Selects act	ive state of	Set as DMAC	Always	If DM17= 0,	,		
	\sim	reads "0."	interrupt rec		activation	reads "0."		nterrupt level	for interrupt	
			01: "H" leve	I	factor.			23 (INTADM)		
			5		0: Non		000: Disa 001~111:	ble interrupt		
\sim					activation factor		1001 - 111			
					1: Interrupt			, DMAC chann	el	
					number			11: 0~3		
					23 is set as		100~11	1: 4~7		
					the					
					activation					
					factor					

(Note) Default values of EIMxx0 and EIMxx1 are different from the values to be used. Properly set them to the specified values before use.



		7	6	5	4	3	2	1	0
IMC6	Bit Symbol	/	EIM181	EIM180	DM18		IL182	IL181	IL180
(0xFFFF_E018)	Read/Write	R		R/W	•	R		R/W	
/	After Reset	0	0	0	0	0	0	0	0
	Function	Always	Selects act	ive state of	Set as DMAC	Always	If DM18 = 0),	
		reads "0."	interrupt red		activation	reads "0."		interrupt	level for
			11: Rising e	•	factor.			number 24 (I	
			Be sure to		0: Non			ble interrupt	,
					activation		001~111:		
					factor		If DM18 = 1		
					1: Interrupt		select the I	DMAC chanr	nel
					number		000~0	11: 0~3	
					24 is set as	\sim (100~11	1: 4~7	
					the		(\bigcirc)		
					activation				
	~				factor				
		15	14	13	12	11) 10	9	8
	Bit Symbol		EIM191	EIM190	DM19		IL192	IL191	IL190
	Read/Write	R		R/W	C			R/W	>
	After Reset	0	0	0	0	0	0 ()	0	0
	Function	Always			Set as DMAC		If DM19 = 0		
		reads "0."	interrupt rec		activation	reads "0."		nterrupt level	for interrupt
			11: Rising e		factor.	7		5 (INTTB8)	
			Be sure to	set "11."	0: Non			ble interrupt	
				G	activation		001~111:		
				$\leq \langle \langle \rangle \rangle$	factor		If DM19 = 1	, DMAC chann	
					1: Interrupt		000~0		ei
				(\land)	number 25 is set as	(\mathcal{O})	100~11		
					the))100~11	1.4~1	
			~	$\langle \rangle \rangle$	activation	\sim	2		
				\sim	factor				
		23	22	21	20	19	18	17	16
	Bit Symbol	23	22 EIM1A1	EIM1A0	20 DM1A	\langle	18 IL1A2	17 IL1A1	16 IL1A0
	Bit Symbol Read/Write	R	EIM1A1		DM1A	R	IL1A2		IL1A0
	Read/Write After Reset	R 0	EIM1A1	EIM1A0 R/W 0	DM1A	R 0	IL1A2 0	IL1A1 R/W 0	
	Read/Write	R 0 Always	EIM1A1 0 Selects act	EIM1A0 R/W 0 ive state of	DM1A 0 Set as DMAC	R 0 Always	1L1A2 0 If DM1A = 0	IL1A1 R/W 0	IL1A0 0
	Read/Write After Reset	R 0	EIM1A1 0 Selects acti interrupt rec	EIM1A0 R/W 0 ive state of guest:	DM1A 0 Set as DMAC activation	R 0	IL1A2 0 If DM1A = 0 select the in	IL1A1 R/W 0), hterrupt level	IL1A0 0
	Read/Write After Reset	R 0 Always	EIM1A1 0 Selects acti interrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of quest: edge	DM1A 0 Set as DMAC activation factor.	R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26	IL1A1 R/W 0 hterrupt level (INTTB12)	IL1A0 0
	Read/Write After Reset	R 0 Always	EIM1A1 0 Selects acti interrupt rec	EIM1A0 R/W 0 ive state of quest: edge	DM1A 0 Set as DMAC activation factor. 0; Non	R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disa	IL1A1 R/W 0, hterrupt level (INTTB12) ble interrupt	IL1A0 0
	Read/Write After Reset	R 0 Always	EIM1A1 0 Selects acti interrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of quest: edge	DM1A 0 Set as DMAC activation factor. 0: Non activation	R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111:	IL1A1 R/W 0, hterrupt level (INTTB12) ble interrupt 1~7	IL1A0 0
	Read/Write After Reset	R 0 Always	EIM1A1 0 Selects acti interrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of quest: edge	DM1A 0 Set as DMAC activation factor 0: Non activation factor	R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1	IL1A1 R/W 0, hterrupt level (INTTB12) ble interrupt 1~7	IL1A0 0 for interrupt
	Read/Write After Reset	R 0 Always	EIM1A1 0 Selects acti interrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of quest: edge	DM1A 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt	R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I	IL1A1 R/W 0, iterrupt level (INTTB12) ble interrupt 1~7 , DMAC chann	IL1A0 0 for interrupt
	Read/Write After Reset	R 0 Always	EIM1A1 0 Selects acti interrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of quest: edge	DM1A 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number	R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0	IL1A1 R/W 0, iterrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3	IL1A0 0 for interrupt
	Read/Write After Reset	R 0 Always	EIM1A1 0 Selects acti interrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of quest: edge	DM1A 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as	R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I	IL1A1 R/W 0, iterrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3	IL1A0 0 for interrupt
	Read/Write After Reset	R 0 Always	EIM1A1 0 Selects acti interrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of quest: edge	DM1A 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number	R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0	IL1A1 R/W 0, iterrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3	IL1A0 0 for interrupt
	Read/Write After Reset	R 0 Always	EIM1A1 0 Selects acti interrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of quest: edge	DM1A 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the	R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0	IL1A1 R/W 0, iterrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3	IL1A0 0 for interrupt
	Read/Write After Reset	R 0 Always	EIM1A1 0 Selects acti interrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of quest: edge	DM1A 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation	R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0	IL1A1 R/W 0, iterrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3	IL1A0 0 for interrupt
	Read/Write After Reset Function Bit Symbol	R 0 Always reads "0." 31	EIM1A1 0 Selects acti interrupt rec 11: Rising e Be sure to	EIM1A0 R/W 0 ive state of uest: adge set "11." 29 EIM1B0	DM1A 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor	R 0 Always reads "0."	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11	IL1A1 R/W 0 interrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 25 IL1B1	IL1A0 0 for interrupt el
	Read/Write After Reset Function Bit Symbol Read/Write	R 0 Always reads "0." 31 R	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1	EIM1A0 R/W 0 ive state of uest: adge set "11."	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B	R 0 Always reads "0." 27 R	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 26 IL1B2	IL1A1 R/W 0 , nterrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25	IL1A0 0 for interrupt el 24 IL1B0
	Read/Write After Reset Function Bit Symbol	R 0 Always reads "0." 31 R 0	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1 0	EIM1A0 R/W 0 ive state of uest: set "11." 29 EIM1B0 R/W 0	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B	R 0 Always reads "0." 27 R 0	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 26 IL1B2 0	IL1A1 R/W 0 otterrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 LL1B1 R/W 0	IL1A0 0 for interrupt el 24
	Read/Write After Reset Function Bit Symbol Read/Write	R 0 Always reads "0." 31 R 0 Always	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1 0 Selects act	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B	R 0 Always reads "0." 27 R 0	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 26 IL1B2 0 If DM1B= 0	IL1A1 R/W 0 ohterrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 25 IL1B1 R/W 0	IL1A0 0 for interrupt el 1L1B0 0
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0	EIM1A1 0 Selects actiniterrupt reconstruction 11: Rising e Be sure to 30 EIM1B1 0 Selects actinterrupt reconstruction	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of quest:	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B	R 0 Always reads "0." 27 R 0	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 26 IL1B2 0 If DM1B= 0 select the	IL1A1 R/W 0 o, interrupt level (INTTB12) ble interrupt 1~7 0MAC chann 11: 0~3 1: 4~7 25 IL1B1 R/W 0 , e interrupt	IL1A0 0 for interrupt el 24 IL1B0 0 level for
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1 0 Selects actinterrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of quest: edge	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B 0 Set as DMAC activation factor.	R 0 Always reads "0." 27 R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 26 IL1B2 0 If DM1B= 0 select the interrupt	IL1A1 R/W 0 interrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 LL1B1 R/W 0 , ittrate	IL1A0 0 for interrupt el 24 IL1B0 0 level for
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM1A1 0 Selects actiniterrupt reconstruction 11: Rising e Be sure to 30 EIM1B1 0 Selects actinterrupt reconstruction	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of quest: edge	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B 0 Set as DMAC activation factor. 0: Non	R 0 Always reads "0." 27 R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 26 IL1B2 0 If DM1B= 0 select the interrupt 000: Disal	IL1A1 R/W 0 o, interrupt level (INTTB12) ble interrupt 1~7 0MAC chann 1: 0~3 1: 4~7 25 IL1B1 R/W 0 , e interrupt number 27 (I ble interrupt	IL1A0 0 for interrupt el 24 IL1B0 0 level for
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1 0 Selects actinterrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of quest: edge	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B 0 Set as DMAC activation factor. 0: Non activation	R 0 Always reads "0." 27 R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 26 IL1B2 0 If DM1B= 0 select the interrupt 000: Disal 001~111:	IL1A1 R/W 0 o, interrupt level (INTTB12) ble interrupt 1~7 0MAC chann 1: 0~3 1: 4~7 25 IL1B1 R/W 0 , e interrupt number 27 (I ble interrupt 1~7	IL1A0 0 for interrupt el 24 IL1B0 0 level for
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1 0 Selects actinterrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of quest: edge	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B 0 Set as DMAC activation factor. 0: Non activation factor. 0: Non activation factor.	R 0 Always reads "0." 27 R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 26 IL1B2 0 If DM1B= 0 select the interrupt 000: Disal 001~111: If DM1B= 1	IL1A1 R/W 0 interrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 IL1B1 R/W 0 i, e interrupt 1~7 i, 1.25 IL1B1 R/W 0 i, 2 ittrupt 1.77 1,	IL1A0 0 for interrupt el IL1B0 0 level for NTTB14)
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1 0 Selects actinterrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of quest: edge	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B 0 Set as DMAC activation factor. 0: Non activation factor. 0: Non activation factor 1: Interrupt	R 0 Always reads "0." 27 R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 26 IL1B2 0 If DM1B= 0 select the interrupt 000: Disal 001~111: If DM1B= 1 select the I	IL1A1 R/W 0 interrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 L1B1 R/W 0 , ittant 25 IL1B1 R/W 0 , e interrupt 1~7 1, DMAC chann	IL1A0 0 for interrupt el IL1B0 0 level for NTTB14)
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1 0 Selects actinterrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of quest: edge	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B 0 Set as DMAC activation factor. 0: Non activation factor. 0: Non activation factor 1: Interrupt number	R 0 Always reads "0." 27 R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 select the I 000~0 100~11 Select the I 000~0 100~11 Select the I 0 If DM1B= 0 select the I 000: Disa 001~111: If DM1B = 1 select the I 000~0'	IL1A1 R/W 0 interrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 Q ii 4~7 ii 4~7 ii 4~7 ii 4~7 ii 4~7 0 i, 0MAC chann 11: 0~3	IL1A0 0 for interrupt el IL1B0 0 level for NTTB14)
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1 0 Selects actinterrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of quest: edge	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B 0 Set as DMAC activation factor. 0: Non activation factor. 0: Non activation factor 1: Interrupt number 27 is set as	R 0 Always reads "0." 27 R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 26 IL1B2 0 If DM1B= 0 select the interrupt 000: Disal 001~111: If DM1B= 1 select the I	IL1A1 R/W 0 interrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 Q ii 4~7 ii 4~7 ii 4~7 ii 4~7 ii 4~7 0 i, 0MAC chann 11: 0~3	IL1A0 0 for interrupt el IL1B0 0 level for NTTB14)
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1 0 Selects actinterrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of quest: edge	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B 0 Set as DMAC activation factor. 0: Non activation factor. 0: Non activation factor 1: Interrupt number 27 is set as the	R 0 Always reads "0." 27 R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 select the I 000~0 100~11 Select the I 000~0 100~11 Select the I 0 If DM1B= 0 select the I 000: Disa 001~111: If DM1B = 1 select the I 000~0'	IL1A1 R/W 0 interrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 Q ii 4~7 ii 4~7 ii 4~7 ii 4~7 ii 4~7 0 i, 0MAC chann 11: 0~3	IL1A0 0 for interrupt el IL1B0 0 level for NTTB14)
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM1A1 0 Selects actiniterrupt rec 11: Rising e Be sure to 30 EIM1B1 0 Selects actinterrupt rec 11: Rising e	EIM1A0 R/W 0 ive state of uest: dge set "11." 29 EIM1B0 R/W 0 ive state of quest: edge	DM1A Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 26 is set as the activation factor 28 DM1B 0 Set as DMAC activation factor. 0: Non activation factor. 0: Non activation factor 1: Interrupt number 27 is set as	R 0 Always reads "0." 27 R 0 Always	IL1A2 0 If DM1A = 0 select the in number 26 000: Disal 001~111: If DM1A = 1 select the I 000~0 100~11 select the I 000~0 100~11 Select the I 000~0 100~11 Select the I 0 If DM1B= 0 select the I 000: Disa 001~111: If DM1B = 1 select the I 000~0'	IL1A1 R/W 0 interrupt level (INTTB12) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 Q ii 4~7 ii 4~7 ii 4~7 ii 4~7 ii 4~7 0 i, 0MAC chann 11: 0~3	IL1A0 0 for interrupt el IL1B0 0 level for NTTB14)

(Note) Default values of EIMxx0 and EIMxx1 are different from the values to be used. Properly set them to the specified values before use.



		7	6	5	4	3	2	1	0
IMC7	Bit Symbol		EIM1C1	EIM1C0	DM1C		IL1C2	IL1C1	IL1C0
(0xFFFF_E01C)	Read/Write	R		R/W		R		R/W	
	After Reset	0	0	0	0	0	0	0	0
	Function	Always			Set as DMAC	Always	If $DM1C = C$		
		reads "0."	interrupt rec		activation	reads "0."		nterrupt level	
			01: "H" leve	I	factor.			8 (INTTBTO	1-07)
					0: Non			ble interrupt	
					activation		001~111:		
					factor		If DM1C = 1	, DMAC chann	
					1: Interrupt number			11: 0~3	ei
					28 is set as	~ ()	100~11		
					the				
					activation				
					factor				
		15	14	13	12	× ×	/) 10	9	8
	Bit Symbol	/	EIM1D1	EIM1D0	DM1D	\sim	IL1D2	/L1D1	IL1D0
	Read/Write	R		R/W	N	R		R/W	>
	After Reset	0	0	0	0	0	0 /	Q	0
	Function	Always	Selects acti	ve state of	Set as DMAC	Always	If DM1D = 0	b	
		reads "0."	interrupt rec	uest:	activation	reads "0."		terrupt level	
			01: "H" leve	l	factor.	\mathcal{I}		9 (INTTB09-	0F)
					0: Non			ble interrupt	
				G	activation		001~111:		
				20	factor		If DM1D = 1	, DMAC chann	
					1: Interrupt number		000~0		ei
				(\land)	29 is set as	(\mathcal{O})	100~11		
				$\langle \rangle$	the	$\sim \lor$)		
			\langle	$\langle \rangle \rangle$	activation	\sim			
					factor				
		23	22	21	20	19	18	17	16
	Bit Symbol		EIM1E1	EIM1E0	DM1E		IL1E2	IL1E1	IL1E0
	Read/Write	R	\bigcirc	R/W		R	•	R/W	-
	After Reset	0		0	0	0	0	0	0
	Function	Always reads "0."	interrupt req	ve state or	Set as DMAC activation	Always reads "0."	If $DM1E = 0$, iterrupt level	for interrupt
		ieaus u.	furenubried	uesi.	activation	Teaus 0.			
			01: "H" level	4	factor		number 3	0 (INTTR10-	
		\sim ((//	01: "H" level		factor. 0 [.] Non			0 (INTTB10- ble interrupt	,
	<u> </u>	$\mathbb{Z}^{\mathbb{Z}}$	01: "H" level		factor. 0: Non activation			ble interrupt	,
		$\mathcal{D}^{(\ell)}$	01: "H" level		0: Non		000: Disal	ble interrupt 1~7	,
			01: "H" level		0: Non activation		000: Disal 001~111: If DM1E = 1	ble interrupt 1~7	
			01: "H" level		0: Non activation factor		000: Disal 001~111: If DM1E = 1 select the E 000~0	ble interrupt 1~7 , DMAC chann 11: 0~3	
			01: "H" level		0: Non activation factor 1: Interrupt number 30 is set as		000: Disal 001~111: If DM1E = 1 select the E	ble interrupt 1~7 , DMAC chann 11: 0~3	
	2		01: "H" level		0: Non activation factor 1: Interrupt number 30 is set as the		000: Disal 001~111: If DM1E = 1 select the E 000~0	ble interrupt 1~7 , DMAC chann 11: 0~3	
			01: "H" level		0: Non activation factor 1: Interrupt number 30 is set as the activation		000: Disal 001~111: If DM1E = 1 select the E 000~0	ble interrupt 1~7 , DMAC chann 11: 0~3	
		31			0: Non activation factor 1: Interrupt number 30 is set as the activation factor	27	000: Disal 001~111: If DM1E = 1 select the I 000~0 ⁻ 100~11	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7	el
	Bit Symbol	31		29	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28	27	000: Disal 001~111: If DM1E = 1 select the E 000~0 100~11	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25	el 24
	Bit Symbol Read/Write	31 R		29 EIM1F0	0: Non activation factor 1: Interrupt number 30 is set as the activation factor		000: Disal 001~111: If DM1E = 1 select the I 000~0 ⁻ 100~11	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 <u>25</u> IL1F1	el
	Read/Write			29	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28	27 R 0	000: Disal 001~111: If DM1E = 1 select the E 000~0 100~11	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25	el 24
		R 0	30 EIM1F1	29 EIM1F0 R/W 0	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F	R 0	000: Disal 001~111: If DM1E = 1 select the E 000~0 100~11 26 IL1F2	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 <u>25</u> IL1F1 <u>R/W</u> 0	el 24 IL1F0
	Read/Write After Reset	R	30 EIM1F1	29 EIM1F0 R/W 0 ive state of	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F	R	000: Disal 001~111: If DM1E = 1 select the E 000~0 100~11 26 IL1F2 0 If DM1F = 0	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 <u>25</u> IL1F1 <u>R/W</u> 0	el 24 IL1F0 0
	Read/Write After Reset	R 0 Always	30 EIM1F1 0 Selects act	29 EIM1F0 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F 0 Set as DMAC	R 0 Always	000: Disal 001~111: If DM1E = 1 select the E 000~0 100~11 26 IL1F2 0 If DM1F = 0 select the ir	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 <u>25</u> <u>IL1F1 R/W</u> 0	el 24 IL1F0 0 for interrupt
	Read/Write After Reset	R 0 Always	30 EIM1F1 0 Selects act interrupt rec	29 EIM1F0 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F 0 Set as DMAC activation	R 0 Always	000: Disal 001~111: If DM1E = 1 select the I 000~0 100~11 26 IL1F2 0 If DM1F = 0 select the ir number 3 000: Disa	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL1F1 R/W 0 , nterrupt level s1 (INTTB18- ble interrupt	el 24 IL1F0 0 for interrupt
	Read/Write After Reset	R 0 Always	30 EIM1F1 0 Selects act interrupt rec	29 EIM1F0 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F 0 Set as DMAC activation factor. 0: Non activation	R 0 Always	000: Disal 001~111: If DM1E = 1 select the E 000~0 ⁻ 100~11 26 IL1F2 0 If DM1F = 0 select the ir number 3 000: Disa 001~111:	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL1F1 R/W 0 , nterrupt level 31 (INTTB18- ble interrupt 1~7	el 24 IL1F0 0 for interrupt
	Read/Write After Reset	R 0 Always	30 EIM1F1 0 Selects act interrupt rec	29 EIM1F0 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F 0 Set as DMAC activation factor. 0: Non activation factor	R 0 Always	000: Disal 001~111: If DM1E = 1 select the E 000~0 ⁻ 100~11 26 IL1F2 0 If DM1F = 0 select the ir number 3 000: Disa 001~111: If DM1F = 1	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL1F1 R/W 0 , tterrupt level 1 (INTTB18- ble interrupt 1~7 ,	el 24 IL1F0 0 for interrupt 1F)
	Read/Write After Reset	R 0 Always	30 EIM1F1 0 Selects act interrupt rec	29 EIM1F0 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt	R 0 Always	000: Disal 001~111: If DM1E = 1 select the E 000~0 ⁻ 100~11 26 IL1F2 0 If DM1F = 0 select the ir number 3 000: Disa 001~111: If DM1F = 1 select the I	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL1F1 R/W 0 , tterrupt level 1 (INTTB18- ble interrupt 1~7 , DMAC chann	el 24 IL1F0 0 for interrupt 1F)
	Read/Write After Reset	R 0 Always	30 EIM1F1 0 Selects act interrupt rec	29 EIM1F0 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number	R 0 Always	000: Disal 001~111: If DM1E = 1 select the I 000~0 ⁻ 100~11 26 IL1F2 0 If DM1F = 0 select the ir number 3 000: Disa 001~111: If DM1F = 1 select the I 000~01	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL1F1 R/W 0 , terrupt level 31 (INTTB18- ble interrupt 1~7 , DMAC chann 1: 0~3	el 24 IL1F0 0 for interrupt 1F)
	Read/Write After Reset	R 0 Always	30 EIM1F1 0 Selects act interrupt rec	29 EIM1F0 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 31 is set as	R 0 Always	000: Disal 001~111: If DM1E = 1 select the E 000~0 ⁻ 100~11 26 IL1F2 0 If DM1F = 0 select the ir number 3 000: Disa 001~111: If DM1F = 1 select the I	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL1F1 R/W 0 , terrupt level 31 (INTTB18- ble interrupt 1~7 , DMAC chann 1: 0~3	el 24 IL1F0 0 for interrupt 1F)
	Read/Write After Reset	R 0 Always	30 EIM1F1 0 Selects act interrupt rec	29 EIM1F0 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 31 is set as the	R 0 Always	000: Disal 001~111: If DM1E = 1 select the I 000~0 ⁻ 100~11 26 IL1F2 0 If DM1F = 0 select the ir number 3 000: Disa 001~111: If DM1F = 1 select the I 000~01	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL1F1 R/W 0 , terrupt level 31 (INTTB18- ble interrupt 1~7 , DMAC chann 1: 0~3	el 24 IL1F0 0 for interrupt 1F)
	Read/Write After Reset	R 0 Always	30 EIM1F1 0 Selects act interrupt rec	29 EIM1F0 R/W 0 ive state of quest:	0: Non activation factor 1: Interrupt number 30 is set as the activation factor 28 DM1F 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 31 is set as	R 0 Always	000: Disal 001~111: If DM1E = 1 select the I 000~0 ⁻ 100~11 26 IL1F2 0 If DM1F = 0 select the ir number 3 000: Disa 001~111: If DM1F = 1 select the I 000~01	ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL1F1 R/W 0 , terrupt level 31 (INTTB18- ble interrupt 1~7 , DMAC chann 1: 0~3	el 24 IL1F0 0 for interrupt 1F)



		7	6	5	4	3	2	1	0	
IMC8	Bit Symbol		EIM201	EIM200	DM20		IL202	IL201	IL200	
(0xFFFF_E020)	Read/Write	R		R/W		R		R/W		
	After Reset	0	0	0	0	0	0	0	0	
	Function	Always			Set as DMAC	Always	If DM20 = 0			
		reads "0."	interrupt red	•	activation	reads "0."		terrupt level		
			01: "H" leve))	factor.		number 32 (INTTB20-23) 000: Disable interrupt			
					0: Non activation		001-111: 1-7			
					factor		If DM20 = 1			
					1: Interrupt			, DMAC chann	el	
					number			11: 0~3		
					32 is set as	\sim ()	100~11			
					the		(\bigcirc)			
					activation					
				1	factor		\sim			
		15	14	13	12	11	<i>)</i> 10	9	8	
	Bit Symbol		EIM211	EIM210	DM21		IL212	/L211	IL210	
	Read/Write	R		R/W	0	R		R/W	>	
	After Reset	0	0	0	0	0	0	0	0	
	Function	Always			Set as DMAC		If DM21 = 0			
		reads "0."	interrupt rec		activation	reads "0."		terrupt level		
			01: "H" leve		factor. 0: Non	\mathcal{D}		3 (INTCAPG)	
					0: Non activation		000. Disa			
				.((factor		If DM21 = 1			
					1: Interrupt			, DMAC chann	el	
					number		000~0	11: 0~3		
				$\square()$	33 is set as		100~11	1: 4~7		
				(\land)	the	\sim))			
			<	$\langle \rangle \rangle$	activation					
					factor		10		10	
		23	22	21	20	19	18	17	16	
	Bit Symbol Read/Write	R	EIM221	EIM220	DM26		IL222	IL221	IL220	
		1.				R R		RVW		
	After Reset		$\bigcirc \bigcirc $	R/W	Â	R	0	R/W0	0	
	After Reset	0	0 Selects act	0	0 Set as DMAC	0	0 If DM22 = 0	0	0	
	After Reset Function	0 Always	Selects act	0 ive state of	Set as DMAC	0 Always	If DM22 = 0	0	-	
		0		0 ive state of quest:		0	If $DM22 = 0$ select the in	0	for interrupt	
		0 Always	Selects act interrupt rec	0 ive state of quest:	Set as DMAC activation	0 Always	If DM22 = 0 select the in number 3	0 , terrupt level	for interrupt	
		0 Always	Selects act interrupt rec	0 ive state of quest:	Set as DMAC activation factor.	0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111:	0 , terrupt level 4 (INTCMPC ole interrupt 1~7	for interrupt	
		0 Always	Selects act interrupt rec	0 ive state of quest:	Set as DMAC activation factor. 0: Non	0 Always	If DM22 = 0 select the in number 3 000: Disa	0 , terrupt level 4 (INTCMPC ole interrupt 1~7	for interrupt	
		0 Always	Selects act interrupt rec	0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt	0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I	0 , terrupt level 4 (INTCMPG ole interrupt 1~7 , DMAC chann	for interrupt GR)	
		0 Always	Selects act interrupt rec	0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number	0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0	0 , terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3	for interrupt R)	
		0 Always	Selects act interrupt rec	0 ive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 34 is set as	0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I	0 , terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3	for interrupt R)	
		0 Always	Selects act interrupt rec	0 ive state of quest:	Set as DMAC activation factor. 0: Non factor 1: Interrupt number 34 is set as the	0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0	0 , terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3	for interrupt R)	
		0 Always	Selects act interrupt rec	0 ive state of quest:	Set as DMAC activation factor. 0: Non factor 1: Interrupt number 34 is set as the activation	0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0	0 , terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3	for interrupt R)	
		0 Always reads "0."	Selects act interrupt rec 01: "H" leve	0 ive state of quest:	Set as DMAC activation factor. 0: Non factor 1: Interrupt number 34 is set as the activation factor	0 Always reads "0."	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11	0 , terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7	for interrupt SR) el	
	Function	0 Always	Selects act interrupt rec 01: "H" leve	0 ive state of quest:	Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28	0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11	0 , terrupt level 4 (INTCMPG oble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25	for interrupt SR) el 24	
	Function Bit Symbol	0 Always reads "0." 31	Selects act interrupt rec 01: "H" leve	0 ive state of quest:	Set as DMAC activation factor. 0: Non factor 1: Interrupt number 34 is set as the activation factor	0 Always reads "0."	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11	0 , terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7	for interrupt SR) el	
	Function Bit Symbol Read/Write	0 Always reads "0."	Selects act interrupt rec 01: "H" leve	0 ive state of quest: 1 29 EIM230	Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28	0 Always reads "0."	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11	0 , terrupt level 4 (INTCMPG oble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231	for interrupt SR) el 24	
	Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0	Selects act interrupt rec 01: "H" leve 30 EIM231	0 ive state of quest: 1 29 EIM230 R/W 0	Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23 0	0 Always reads "0." 27 R 0	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0	0 , terrupt level 4 (INTCMPC ole interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0	for interrupt iR) el 24 IL230	
	Function Bit Symbol Read/Write	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 01: "H" leve 30 EIM231	0 ive state of quest: 1 29 EIM230 R/W 0 tive state of	Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23	0 Always reads "0." 27 R	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0 If DM23 = 0	0 , terrupt level 4 (INTCMPC ole interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0	for interrupt iR) el 24 IL230 0	
	Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0	Selects act interrupt rec 01: "H" leve 30 EIM231 0 Selects act	0 ive state of quest: 1 29 EIM230 R/W 0 tive state of quest:	Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23 0 Set as DMAC	0 Always reads "0." 27 R 0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0 If DM23 = 0 select the in	0 , terrupt level 4 (INTCMPC ole interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0	for interrupt iR) el 24 IL230 0	
	Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 01: "H" leve 30 EIM231 0 Selects act interrupt rec	0 ive state of quest: 1 29 EIM230 R/W 0 tive state of quest:	Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23 0 Set as DMAC activation	0 Always reads "0." 27 R 0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0 If DM23 = 0 select the in number 3	0 terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0 , terrupt level	for interrupt iR) el 24 IL230 0	
	Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 01: "H" leve 30 EIM231 0 Selects act interrupt rec	0 ive state of quest: 1 29 EIM230 R/W 0 tive state of quest:	Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23 0 Set as DMAC activation factor.	0 Always reads "0." 27 R 0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0 If DM23 = 0 select the in number 3 000: Disa 001~111:	0 terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0 , terrupt level 5 (INTTBT) ble interrupt 1~7	for interrupt iR) el 24 IL230 0	
	Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 01: "H" leve 30 EIM231 0 Selects act interrupt rec	0 ive state of quest: 1 29 EIM230 R/W 0 tive state of quest:	Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23 0 Set as DMAC activation factor. 0: Non	0 Always reads "0." 27 R 0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0 If DM23 = 0 select the ir number 3 000: Disa 001~111: If DM23 = 1	0 , terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0 , terrupt level 5 (INTTBT) ble interrupt 1~7 ,	for interrupt SR) el <u>24</u> IL230 0 for interrupt	
	Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 01: "H" leve 30 EIM231 0 Selects act interrupt rec	0 ive state of quest: 1 29 EIM230 R/W 0 tive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt	0 Always reads "0." 27 R 0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0 If DM23 = 0 select the ir number 3 000: Disa 001~111: If DM23 = 1 select the I	0 terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0 , terrupt level 5 (INTTBT) ble interrupt 1~7 , DMAC chann	for interrupt SR) el 24 IL230 0 for interrupt	
	Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 01: "H" leve 30 EIM231 0 Selects act interrupt rec	0 ive state of quest: 1 29 EIM230 R/W 0 tive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23 0 Set as DMAC activation factor. 0: Non activation factor. 0: Non activation factor 1: Interrupt number	0 Always reads "0." 27 R 0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0 If DM23 = 0 select the ir number 3 000: Disa 001~111: If DM23 = 1 select the I 000~0	0 terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0 , terrupt level 5 (INTTBT) ble interrupt 1~7 , DMAC chann 1: 0~3	for interrupt SR) el 24 IL230 0 for interrupt	
	Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 01: "H" leve 30 EIM231 0 Selects act interrupt rec	0 ive state of quest: 1 29 EIM230 R/W 0 tive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 35 is set as	0 Always reads "0." 27 R 0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0 If DM23 = 0 select the ir number 3 000: Disa 001~111: If DM23 = 1 select the I	0 terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0 , terrupt level 5 (INTTBT) ble interrupt 1~7 , DMAC chann 1: 0~3	for interrupt SR) el 24 IL230 0 for interrupt	
	Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 01: "H" leve 30 EIM231 0 Selects act interrupt rec	0 ive state of quest: 1 29 EIM230 R/W 0 tive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 35 is set as the	0 Always reads "0." 27 R 0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0 If DM23 = 0 select the ir number 3 000: Disa 001~111: If DM23 = 1 select the I 000~0	0 terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0 , terrupt level 5 (INTTBT) ble interrupt 1~7 , DMAC chann 1: 0~3	for interrupt SR) el 24 IL230 0 for interrupt	
	Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 01: "H" leve 30 EIM231 0 Selects act interrupt rec	0 ive state of quest: 1 29 EIM230 R/W 0 tive state of quest:	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 34 is set as the activation factor 28 DM23 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 35 is set as	0 Always reads "0." 27 R 0 Always	If DM22 = 0 select the in number 3 000: Disal 001~111: If DM22 = 1 select the I 000~0 100~11 26 IL232 0 If DM23 = 0 select the ir number 3 000: Disa 001~111: If DM23 = 1 select the I 000~0	0 terrupt level 4 (INTCMPC ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL231 R/W 0 , terrupt level 5 (INTTBT) ble interrupt 1~7 , DMAC chann 1: 0~3	for interrupt SR) el 24 IL230 0 for interrupt	



		_	-	_					
		7	6	5	4	3	2	1	0
IMC9	Bit Symbol								
(0xFFFF_E024)	Read/Write				F	1			
	After Reset Function	0	0	0	0	0	0	0	0
	Function				Always I	eads "0."			
	/	15	14	13	12	11	<10	9	8
	Bit Symbol	/	EIM251	EIM250	DM25		IL252	IL251	IL250
	Read/Write	R		R/W		R	(R/W	
	After Reset	0	0	0	0	0	0	0 11	0
	Function	Always		ive state of		Always	If DM25 = 0		
		reads "0."	interrupt rec		DMAC	reads "0."		nterrupt level	for interrupt
			11: Rising e Be sure to	eage set "11 "	activation factor.			87 (INTRX3) ble interrupt	
			De Sule lo	561 11.	0: Non		000. Disa 001~111:		
					activation		If DM25 = 1		
					factor			DMAC chann	el
					1: Interrupt	\bigcirc		11:0~3	
					number		100~11	1:4~7	>
					37 is set as			$\langle \rangle \rangle$	
					the activation	$\hat{\mathbf{N}}$	(C	$)) \sim$	
					factor	\mathcal{I}		(//)	
		23	22	21	20	19	18	47	16
	Bit Symbol		EIM261	EIM260	DM26		1L262	V IL261	IL260
	Read/Write	R		R/W		R	(\mathcal{S})	R/W	
	After Reset	0	0	0	0	0	0	0	0
	Function	Always		ive state of		Always	If $DM26 = 0$		for interrupt
		reads "0."	interrupt rec 11: Rising ec		DMAC activation	reads "0."		nterrupt level 88 (INTTX3)	for interrupt
			Be sure to s		factor.			ble interrupt	
					0: Non		001~111:		
					activation	\searrow	If DM26 = 1		
))	factor			DMAC chann	el
			\mathcal{P}		1: Interrupt	~		11:0~3	
			$\left(\left(\right) \right)$		number 38 is set as		100~11	1.4~7	
					the				
		(\mathcal{O})	7	<	activation				
		$\sim V/$))		factor				
		31	30	29(/	28	27	26	25	24
	Bit Symbol		EIM271	EIM270	DM27		IL272	IL271	IL270
	Read/Write	R		R/W		R		R/W	
	After Reset	0	Q Calanta an		0	0	0	0	0
	Function	Always reads "0."	interrupt red	ive state of	Set as DMAC	Always reads "0."	If $DM27 = 0$, nterrupt level	for interrunt
			11: Rising ed		activation	Teaus U.		39 (INTRX4)	
			Be sure to s		factor.			ble interrupt	
	\bigcirc		21		0: Non		001~111:	1~7	
\sim	()				activation		If DM27 = 1		
		\wedge (($\sim \sim$		factor			DMAC chann	el
		(())			1: Interrupt			11:0~3	
					number 39 is set as		100~111	1.4~1	
\sim			\geq		activation				
					factor				
		- North Contraction			39 is set as the activation				



		7	6	5	4	3	2	1	0	
IMCA	Bit Symbol	-	EIM281	EIM280	DM28	`	IL282	IL281	IL280	
(0xFFFF_E028)	Read/Write	R		R/W	220	R	02	R/W	00	
)	After Reset	0	0	0	0	0	0	0	0	
	Function	Always			Set as DMAC	Always	If DM28 = 0			
		reads "0."	interrupt red		activation	reads "0."		nterrupt level	for interrupt	
			11: Rising e	edge	factor.		∠number 4	40 (INTTX4)	-	
			Be sure to	set "11."	0: Non			ble interrupt		
					activation		001~111:			
					factor		If DM28 = 1			
					1: Interrupt			DMAC chanr 11: 0~3	nei	
					number 40 is set as	. (11: 0~3 11: 4~7		
					the	$\langle \langle \rangle$				
					activation					
					factor					
		15	14	13	12		/〕10	9	8	
	Bit Symbol		EIM291	EIM290	DM29	\sim	IL292	/L291	IL290	
	Read/Write	R		R/W	2	R		R/W	\geq	
	After Reset	0	0	0	0	0	0 /	Q	0	
	Function	Always	Selects act	ive state of	Set as DMAC		If DM29 = 0			
		reads "0."	interrupt rec		activation	reads "0."		nterrupt level	for interrupt	
			11: Rising e		factor.	\mathcal{I}		1 (INTRX5)		
			Be sure to	set "11."	0: Non			ble interrupt		
				G	activation		001~111: If DM29 = 1			
				4(factor 1: Interrupt				ام	
					number		select the DMAC channel 000~011: 0~3			
					41 is set as	(\mathcal{O})	100~11			
				()	the	\sim	\mathcal{I}			
			6	1	activation	- / /				
					activation					
				$\langle \rangle$	factor			1		
	Dit Complete	23	22	21	factor 20	19	18	17	16	
	Bit Symbol		22 EIM2A1	EIM2A0	factor	\swarrow	18 IL2A2	IL2A1	16 IL2A0	
	Read/Write	R	EIM2A1	EIM2A0 R/W	factor 20 DM2A	R	IL2A2	IL2A1 R/W	IL2A0	
	Read/Write After Reset	R 0	EIM2A1	EIM2A0 R/W 0	factor 20 DM2A	R 0	IL2A2 0	IL2A1 R/W 0		
	Read/Write	R 0 Always	EIM2A1 0 Selects act	EIM2A0 R/W 0 ive state of	factor 20 DM2A 0 Set as DMAC	R 0 Always	1L2A2 0 If DM2A = 0	IL2A1 R/W 0	IL2A0 0	
	Read/Write After Reset	R 0	EIM2A1	EIM2A0 R/W 0 ive state of quest:	factor 20 DM2A 0 Set as DMAC activation	R 0	IL2A2 0 If DM2A = 0 select the in	IL2A1 R/W 0), hterrupt level	IL2A0 0	
	Read/Write After Reset	R 0 Always	EIM2A1 0 Selects act interrupt rec	EIM2A0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC	R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4	IL2A1 R/W 0	IL2A0 0	
	Read/Write After Reset	R 0 Always	EIM2A1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor.	R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111:	IL2A1 R/W 0, hterrupt level 2 (INTTX5) ble interrupt 1~7	IL2A0 0	
	Read/Write After Reset	R 0 Always	EIM2A1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor	R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1	IL2A1 R/W 0, hterrupt level (INTTX5) ble interrupt 1~7	IL2A0 0 for interrupt	
	Read/Write After Reset	R 0 Always	EIM2A1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt	R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I	IL2A1 R/W 0, nterrupt level 12 (INTTX5) ble interrupt 1~7 , DMAC chann	IL2A0 0 for interrupt	
	Read/Write After Reset	R 0 Always	EIM2A1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number	R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0	IL2A1 R/W 0, hterrupt level (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3	IL2A0 0 for interrupt	
	Read/Write After Reset	R 0 Always	EIM2A1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as	R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I	IL2A1 R/W 0, hterrupt level (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3	IL2A0 0 for interrupt	
	Read/Write After Reset	R 0 Always	EIM2A1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as the	R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0	IL2A1 R/W 0, hterrupt level (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3	IL2A0 0 for interrupt	
	Read/Write After Reset	R 0 Always	EIM2A1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as	R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0	IL2A1 R/W 0, hterrupt level (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3	IL2A0 0 for interrupt	
	Read/Write After Reset	R 0 Always	EIM2A1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as the activation	R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0	IL2A1 R/W 0, hterrupt level (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3	IL2A0 0 for interrupt	
	Read/Write After Reset Function	R 0 Always reads "0."	EIM2A1 0 Selects act interrupt rec 11: Rising e Be sure to	EIM2A0 R/W 0 ive state of quest: edge set "11."	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as the activation factor	R 0 Always reads "0."	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0 100~11	IL2A1 R/W 0, hterrupt level 2 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7	IL2A0 0 for interrupt el	
	Read/Write After Reset	R 0 Always reads "0."	EIM2A1 0 Selects act 11: Rising e Be sure to	EIM2A0 R/W 0 ive state of quest: edge set "11."	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as the activation factor 28	R 0 Always reads "0."	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0 100~11	IL2A1 R/W 0 , nterrupt level 2 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7	IL2A0 0 for interrupt el	
	Read/Write After Reset Function	R 0 Always reads "0."	EIM2A1 0 Selects act 11: Rising e Be sure to	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as the activation factor 28	R 0 Always reads "0."	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0 100~11	IL2A1 R/W 0 o, hterrupt level 22 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL2B1	IL2A0 0 for interrupt el 24	
	Read/Write After Reset Function Bit Symbol Read/Write	R 0 Always reads "0." 31 R 0 Always	EIM2A1 0 Selects act 11: Rising e Be sure to 30 EIM2B1 0	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0 R/W 0	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as the activation factor 28 DM2B	R 0 Always reads "0."	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0 100~11 26 IL2B2	IL2A1 R/W 0 ohterrupt level 12 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL2B1 R/W 0	IL2A0 0 for interrupt el 24 IL2B0	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0	EIM2A1 0 Selects act 11: Rising e Be sure to 30 EIM2B1 0 Selects act interrupt rec	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0 R/W 0 ive state of quest:	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as the activation factor 28 DM2B	R 0 Always reads "0." 27 R 0	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0 100~11 26 IL2B2 0 If DM2B = 0	IL2A1 R/W 0 ohterrupt level 12 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 1: 4~7 25 IL2B1 R/W 0	IL2A0 0 for interrupt el 24 IL2B0 0	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM2A1 0 Selects act 11: Rising e Be sure to 30 EIM2B1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as the activation factor 28 DM2B 0 Set as DMAC	R 0 Always reads "0." 27 R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0 100~11 26 IL2B2 0 If DM2B = 0 select the ir number 4	IL2A1 R/W 0 ohterrupt level 12 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 IL2B1 R/W 0 0, nterrupt level 3 (INTTX6)	IL2A0 0 for interrupt el 24 IL2B0 0	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM2A1 0 Selects act 11: Rising e Be sure to 30 EIM2B1 0 Selects act interrupt rec	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 42 is set as the activation factor 28 DM2B 0 Set as DMAC activation factor. 0: Non	R 0 Always reads "0." 27 R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111: If DM2A = 1 select the I 000~0 100~11 26 IL2B2 0 If DM2B = 0 select the ir number 4 000: Disa	IL2A1 R/W 0 on terrupt level 22 (INTTX5) ble interrupt 1~7 0MAC chann 1: 0~3 1: 4~7 25 IL2B1 R/W 0 0, nterrupt level 33 (INTTX6) ble interrupt	IL2A0 0 for interrupt el 24 IL2B0 0	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM2A1 0 Selects act 11: Rising e Be sure to 30 EIM2B1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 42 is set as the activation factor 28 DM2B 0 Set as DMAC activation factor. 0: Non activation factor 0: Non activation factor 0: Non activation factor 0: Non activation factor 0: Non activation factor 0: Non activation factor 0: Non factor 0: Non 0: Non factor	R 0 Always reads "0." 27 R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111 If DM2A = 1 select the I 000~0 100~11 26 IL2B2 0 If DM2B = 0 select the ir number 4 000: Disa 001~111:	IL2A1 R/W 0 ohterrupt level l2 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 L25 IL2B1 R/W 0 o, nterrupt level i3 (INTTX6) ble interrupt 1~7	IL2A0 0 for interrupt el 24 IL2B0 0	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM2A1 0 Selects act 11: Rising e Be sure to 30 EIM2B1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 0: Non activation factor 1: Interrupt number 42 is set as the activation factor 28 DM2B 0 Set as DMAC activation factor. 0: Non activation factor 0 Set as DMAC	R 0 Always reads "0." 27 R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111 select the I 000~0 100~11 select the I 000~0 100~11 Select the I 00 IL2B2 0 If DM2B = 0 select the ir number 4 000: Disa 001~111: If DM2B = 1	IL2A1 R/W 0 nterrupt level 2 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 IL2B1 R/W 0 0, nterrupt level /3 (INTTX6) ble interrupt 1~7 ,	IL2A0 0 for interrupt el 24 IL2B0 0 for interrupt	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM2A1 0 Selects act 11: Rising e Be sure to 30 EIM2B1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 1: Interrupt number 42 is set as the activation factor 28 DM2B 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt 0 Set as DMAC activation factor 1: Interrupt 0 Set as DMAC 1: Interrupt 1: Interrupt 1: Interrupt 0 Set as DMAC 1: Interrupt 1: Interrupt 1: Interrupt	R 0 Always reads "0." 27 R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111 select the I 000~0 100~11 select the I 000~0 100~11 Select the I 00 IL2B2 0 If DM2B = 0 select the ir number 4 000: Disa 001~111: If DM2B = 1 select the I	IL2A1 R/W 0 htterrupt level 12 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 IL2B1 R/W 0 0, hterrupt level I3 (INTTX6) ble interrupt 1~7 , DMAC chann	IL2A0 0 for interrupt el 24 IL2B0 0 for interrupt	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM2A1 0 Selects act 11: Rising e Be sure to 30 EIM2B1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 1: Interrupt number 42 is set as the activation factor 28 DM2B 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 1: Interrupt number 1: Interrupt number	R 0 Always reads "0." 27 R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111 select the I 000~0 100~11 select the I 000~0 100~11 Select the I 000 100~11 Select the ir 0 If DM2B = 0 select the ir 000: Disa 001~111: If DM2B = 1 select the I 000~0	IL2A1 R/W 0 nterrupt level !2 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 L2B1 R/W 0 0, nterrupt level I3 (INTTX6) ble interrupt 1~7 , DMAC chann 1: 0~3	IL2A0 0 for interrupt el 24 IL2B0 0 for interrupt	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM2A1 0 Selects act 11: Rising e Be sure to 30 EIM2B1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 1: Interrupt number 42 is set as the activation factor 28 DM2B 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 43 is set as	R 0 Always reads "0." 27 R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111 select the I 000~0 100~11 select the I 000~0 100~11 Select the I 00 IL2B2 0 If DM2B = 0 select the ir number 4 000: Disa 001~111: If DM2B = 1 select the I	IL2A1 R/W 0 ohterrupt level l2 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 L2B1 R/W 0 0, nterrupt level I3 (INTTX6) ble interrupt 1~7 , DMAC chann 1: 0~3	IL2A0 0 for interrupt el 24 IL2B0 0 for interrupt	
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	R 0 Always reads "0." 31 R 0 Always	EIM2A1 0 Selects act 11: Rising e Be sure to 30 EIM2B1 0 Selects act interrupt rec 11: Rising e	EIM2A0 R/W 0 ive state of quest: edge set "11." 29 EIM2B0 R/W 0 ive state of quest: edge	factor 20 DM2A 0 Set as DMAC activation factor 1: Interrupt number 42 is set as the activation factor 28 DM2B 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 1: Interrupt number 1: Interrupt number	R 0 Always reads "0." 27 R 0 Always	IL2A2 0 If DM2A = 0 select the ir number 4 000: Disa 001~111 select the I 000~0 100~11 select the I 000~0 100~11 Select the I 000 100~11 Select the ir 0 If DM2B = 0 select the ir 000: Disa 001~111: If DM2B = 1 select the I 000~0	IL2A1 R/W 0 ohterrupt level l2 (INTTX5) ble interrupt 1~7 , DMAC chann 11: 0~3 11: 4~7 L2B1 R/W 0 0, nterrupt level I3 (INTTX6) ble interrupt 1~7 , DMAC chann 1: 0~3	IL2A0 0 for interrupt el 24 IL2B0 0 for interrupt	



		7	6	5	4	3	2	1	0	
	Bit Symbol		EIM2C1	EIM2C0	DM2C		IL2C2	IL2C1	IL2C0	
FF_E02C)	Read/Write	R		R/W	1	R		R/W	i	
	After Reset	0	0	0	0	0	0	0	0	
	Function	Always	Selects act	tive state of	Set as DMAC	Always	If DM2C =	0,		
		reads "0."	interrupt re	quest:	activation	reads "0."	select the in	nterrupt level	for interrupt	
			11: Rising e	edge	factor.		/number 4	44 (INTTX6)		
			Be sure to	set "11."	0: Non		000: Disa	able interrupt		
					activation		001~111			
					factor		If DM2C =			
					1: Interrupt			DMAC chanr	nel	
					number			011: 0~3		
					44 is set as	~ ()		11: 4~7		
					the	$\langle \langle \rangle$	~			
					activation	>				
					factor	$(\bigcirc$				
		15	14	13	12	N	7 10	9	8	
	Bit Symbol		EIM2D1	EIM2D0	DM2D		IL2D2	/L2D1	IL2D0	
	Read/Write	R		R/W	Divizo	R	ILZDZ	R/W	ILZDU	
		0	0				0		~ ~ ~	
	After Reset	-	0 Salasta ast		0	0	0	0	0	
	Function	Always			Set as DMAC	Always	If $DM2D = 0$		forinterest	
		reads "0."	interrupt red		activation	reads "0."	select the interrupt level for interrup			
			11: Rising e		factor.			15 (INTRX7)		
			Be sure to	set 11.	0: Non			ble interrupt		
				G	activation		001~111:			
				2(factor		If DM2D =	,		
					1: Interrupt		\sim /	DMAC chann	iel	
					number	$(\cap$		11:0~3		
					45 is set as		100~1	11: 4~7		
			~	$\langle \frown \rangle$	the	\sim				
			<	$\sim j$	activation					
	<hr/>				factor			. –		
		23	22	21	20	19	18	17	16	
	Bit Symbol		EIM2E1	EIM2E0	DM2E	\searrow	IL2E2	IL2E1	IL2E0	
	Read/Write	R	\bigcirc	R/W		R		R/W	<u>^</u>	
	After Reset	0	$\bigcirc 0 \land$	0	0	0	0	0	0	
	E	A 1	الأربيب أرأد	Sec. And a set	an dila	A 1				
	Function	Always			Set as DMAC	Always	If DM2E = 0		· · · · · · · · · · · · · · · · · · ·	
	Function	Always reads "0."	interrupt red	quest:	activation	Always reads "0."	select the in	nterrupt level	for interrupt	
	Function		interrupt rec 11: Rising e	quest: edge <	activation factor.		select the in number 4	nterrupt level 16 (INTTX7)	for interrupt	
	Function		interrupt red	quest: edge <	activation factor. 0: Non		select the in number 4 000: Disa	nterrupt level 46 (INTTX7) ble interrupt	for interrupt	
	Function		interrupt rec 11: Rising e	quest: edge <	activation factor. 0: Non activation		select the in number 4 000: Disa 001~111:	nterrupt level 46 (INTTX7) ble interrupt 1~7	for interrupt	
	Function		interrupt rec 11: Rising e	quest: edge <	activation factor. 0: Non activation factor		select the in number 2 000: Disa 001~111: If DM2E = 2	hterrupt level 46 (INTTX7) ble interrupt 1~7 1,		
	Function		interrupt rec 11: Rising e	quest: edge <	activation factor. 0: Non activation factor 1: Interrupt		select the in number 2 000: Disa 001~111: If DM2E = 2 select the	nterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann		
	Function		interrupt rec 11: Rising e	quest: edge <	activation factor 0: Non activation factor 1: Interrupt number		select the ir number 4 000: Disa 001~111: If DM2E = 7 select the 000~0	nterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3		
	Function		interrupt rec 11: Rising e	quest: edge <	activation factor 0: Non activation factor 1: Interrupt number 46 is set as		select the ir number 4 000: Disa 001~111: If DM2E = 7 select the 000~0	nterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann		
	Function		interrupt rec 11: Rising e	quest: edge <	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the		select the ir number 4 000: Disa 001~111: If DM2E = 7 select the 000~0	nterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3		
	Function		interrupt rec 11: Rising e	quest: edge <	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation		select the ir number 4 000: Disa 001~111: If DM2E = 7 select the 000~0	nterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3		
	Function	reads "0."	interrupt red 11: Rising e Be sure to	quest: edge set "11."	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor	reads "0."	select the in number 4 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7	el	
/			Be sure to	quest: edge set "11." 29	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28		select the ir number 2 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 25	el 24	
~ (Bit Symbol	reads "0."	interrupt red 11: Rising e Be sure to	quest: edge set "11." 29 EIM2F0	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor	27	select the in number 4 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17	terrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 25 IL2F1	el	
	Bit Symbol Read/Write	reads "0." 31 R	interrupt red 11: Rising e Be sure to 30 EIM2F1	quest: edge set "11." 29 EIM2F0 R/W	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F	27	select the ir number 2 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17 26 IL2F2	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 25 IL2F1 R/W	el 24 IL2F0	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0	30 EIM2F1	quest: edge set "11." 29 EIM2F0 R/W 0	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F	27 R 0	select the ir number 2 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17 26 IL2F2 0	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 25 IL2F1 R/W 0	el 24	
	Bit Symbol Read/Write	reads "0." 31 R 0 Always	interrupt red 11: Rising e Be sure to 30 EIM2F1 0 Selects act	29 EIM2F0 R/W 0 ive state of	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC	reads "0." 27 R 0 Always	select the ir number 2 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17 26 IL2F2 0 If DM2F = 0	Atterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 IL2F1 R/W 0 0,	24 1L2F0 0	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0	interrupt red 11: Rising e Be sure to 30 EIM2F1 0 Selects act interrupt red	29 EIM2F0 R/W 0 ive state of quest:	activation factor 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC activation	27 R 0	select the ir number 2 000: Disa 001~111: If DM2E = 7 select the i 000~0 100~17 26 IL2F2 0 If DM2F = 0 select the ir	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 25 IL2F1 R/W 0 0, hterrupt level	24 1L2F0 0	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0 Always	30 EIM2F1 Selects act interrupt rec 11: Rising e	29 EIM2F0 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC activation factor.	reads "0." 27 R 0 Always	select the in number 2 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17 26 IL2F2 0 If DM2F = 0 select the in number 2	Atterrupt level 46 (INTTX7) bble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 LL2F1 R/W 0 0, nterrupt level 47 (INTRX8)	24 1L2F0 0	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0 Always	interrupt red 11: Rising e Be sure to 30 EIM2F1 0 Selects act interrupt red	29 EIM2F0 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC activation factor. 0: Non	reads "0." 27 R 0 Always	select the in number 2 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17 26 IL2F2 0 If DM2F = 0 select the in number 2 000: Disa	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 25 IL2F1 R/W 0 0, hterrupt level 47 (INTRX8) ble interrupt	24 1L2F0 0	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0 Always	30 EIM2F1 Selects act interrupt rec 11: Rising e	29 EIM2F0 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC activation factor. 0: Non activation	reads "0." 27 R 0 Always	select the in number 2 000: Disa 001~111: If DM2E = 7 select the 1 000~0 100~17 26 IL2F2 0 If DM2F = 0 select the in number 2 000: Disa 001~111:	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 25 IL2F1 R/W 0 0, hterrupt level 47 (INTRX8) ble interrupt 1~7	24 IL2F0 0	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0 Always	30 EIM2F1 Selects act interrupt rec 11: Rising e	29 EIM2F0 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC activation factor. 0: Non activation factor	reads "0." 27 R 0 Always	select the in number 2 000: Disa 001~111: If DM2E = 7 select the 1 000~0 100~17 26 IL2F2 0 If DM2F = 0 select the in number 2 000: Disa 001~111: If DM2F = 1	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 25 IL2F1 R/W 0 0, hterrupt level 47 (INTRX8) ble interrupt 1~7	el 24 IL2F0 0 for interrup	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0 Always	30 EIM2F1 Selects act interrupt rec 11: Rising e	29 EIM2F0 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt	reads "0." 27 R 0 Always	select the in number 4 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17 26 IL2F2 0 If DM2F = 0 select the in number 4 000: Disa 001~111: If DM2F = 1 select the	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 11: 4~7 25 IL2F1 R/W 0 0, hterrupt level 47 (INTRX8) ble interrupt 1~7 1, DMAC chann	el 24 IL2F0 0 for interrup	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0 Always	30 EIM2F1 Selects act interrupt rec 11: Rising e	29 EIM2F0 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC activation factor. 0: Non activation factor	reads "0." 27 R 0 Always	select the in number 4 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17 26 IL2F2 0 If DM2F = 0 select the in number 4 000: Disa 001~111: If DM2F = 1 select the 000~0	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 11: 4~7 25 IL2F1 R/W 0 0, hterrupt level 47 (INTRX8) ble interrupt 1~7 1, DMAC chann 11: 0~3	el 24 IL2F0 0 for interrup	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0 Always	30 EIM2F1 Selects act interrupt rec 11: Rising e	29 EIM2F0 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt	reads "0." 27 R 0 Always	select the in number 4 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17 26 IL2F2 0 If DM2F = 0 select the in number 4 000: Disa 001~111: If DM2F = 1 select the 000~0	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 11: 4~7 25 IL2F1 R/W 0 0, hterrupt level 47 (INTRX8) ble interrupt 1~7 1, DMAC chann	el 24 IL2F0 0 for interrup	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0 Always	30 EIM2F1 Selects act interrupt rec 11: Rising e	29 EIM2F0 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number	reads "0." 27 R 0 Always	select the in number 4 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17 26 IL2F2 0 If DM2F = 0 select the in number 4 000: Disa 001~111: If DM2F = 1 select the 000~0	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 11: 4~7 25 IL2F1 R/W 0 0, hterrupt level 47 (INTRX8) ble interrupt 1~7 1, DMAC chann 11: 0~3	el 24 IL2F0 0 for interrup	
	Bit Symbol Read/Write After Reset	reads "0." 31 R 0 Always	30 EIM2F1 Selects act interrupt rec 11: Rising e	29 EIM2F0 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 46 is set as the activation factor 28 DM2F 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 47 is set as	reads "0." 27 R 0 Always	select the in number 4 000: Disa 001~111: If DM2E = 7 select the 000~0 100~17 26 IL2F2 0 If DM2F = 0 select the in number 4 000: Disa 001~111: If DM2F = 1 select the 000~0	hterrupt level 46 (INTTX7) ble interrupt 1~7 1, DMAC chann 11: 0~3 11: 4~7 11: 4~7 25 IL2F1 R/W 0 0, hterrupt level 47 (INTRX8) ble interrupt 1~7 1, DMAC chann 11: 0~3	el 24 IL2F0 0 for interrupt	



		7	6	5	4	3	2	1	0
	Bit Symbol	/	EIM301	EIM300	DM30	/	IL302	IL301	IL300
FF_E030)	Read/Write	R		R/W		R		R/W	
	After Reset	0	0	0	0	0	0	0	0
	Function	Always	Selects act	tive state of	Set as DMAC	Always	If DM30 = 0		
		reads "0."	interrupt red	quest:	activation	reads "0."	select the ir	nterrupt level	for interrupt
			11: Rising e		factor.			8 (INTTX8)	
			Be sure to	set "11."	0: Non			ble interrupt	
					activation		001~111:		
					factor		If DM30 = 1		
					1: Interrupt			MAC chann	el
					number	(000~01		
					48 is set as	$\langle \langle \rangle$	100~11	1:4~/	
					the				
					activation				
		45	4.4	40	factor		10	0	0
		15	14	13	12	11) 10	9	8
	Bit Symbol		EIM311	EIM310	DM31		IL312	/L311	IL310
	Read/Write	R		R/W		R	ļ	R/W	>
	After Reset	0	0	0	0	0	0	0	0
	Function	Always			Set as DMAC	Always	If DM31 = 0		
		reads "0."	interrupt red		activation	reads "0."			for interrupt
			11: Rising e	-	factor.	ノ		9 (INTRX9)	
			Be sure to	set "11."	0: Non			ble interrupt	
				G	activation		001~111:		
				ζ	factor 1: Interrupt		If DM31 = 1	, DMAC chann	ol
							000~01		ei
					number 49 is set as	$(\cap$	100~11		
				20	the			1. 4~7	
				$\langle \langle \rangle \rangle$	activation				
				\sim	factor				
		23	22	21	20	19	18	17	16
	Bit Symbol								
1		P		PM		P			
	Read/Write	R		R/W		R	0	R/W	
	Read/Write After Reset	0	0 Selects act	0	0 Set as DMAC	0	0 If DM32 = 0	0	0
	Read/Write	0 Always	Selects act	0 ive state of	Set as DMAC	0 Always	If DM32 = 0	0 ,	
	Read/Write After Reset	0	Selects act interrupt rec	0 ive state of quest:	Set as DMAC activation	0	If DM32 = 0 select the ir	0 , nterrupt level	0 for interrupt
	Read/Write After Reset	0 Always	Selects act	0 ive state of quest: edge	Set as DMAC	0 Always	If DM32 = 0 select the ir number 5	0 ,	
	Read/Write After Reset	0 Always	Selects act interrupt rec 11: Rising e	0 ive state of quest: edge	Set as DMAC activation factor.	0 Always	If DM32 = 0 select the ir number 5	0 , nterrupt level 0(INTTX9) ble interrupt	
	Read/Write After Reset	0 Always	Selects act interrupt rec 11: Rising e	0 ive state of quest: edge	Set as DMAC activation factor. 0: Non	0 Always	If DM32 = 0 select the ir number 5 000: Disa	0 nterrupt level 0(INTTX9) ble interrupt 1~7	
	Read/Write After Reset	0 Always	Selects act interrupt rec 11: Rising e	0 ive state of quest: edge	Set as DMAC activation factor. 0: Non activation	0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1	0 nterrupt level 0(INTTX9) ble interrupt 1~7	for interrupt
	Read/Write After Reset	0 Always	Selects act interrupt rec 11: Rising e	0 ive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor	0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1	0 hterrupt level 0(INTTX9) ble interrupt 1~7 , DMAC chann	for interrupt
	Read/Write After Reset	0 Always	Selects act interrupt rec 11: Rising e	0 ive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt	0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I	0 , iterrupt level :0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3	for interrupt
	Read/Write After Reset	0 Always	Selects act interrupt rec 11: Rising e	0 ive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number	0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01	0 , iterrupt level :0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3	for interrupt
	Read/Write After Reset	0 Always	Selects act interrupt rec 11: Rising e	0 ive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation	0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01	0 , iterrupt level :0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3	for interrupt
	Read/Write After Reset	0 Always reads "0."	Selects act interrupt rec 11: Rising e Be sure to	0 ive state of quest: edge set "11."	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor	0 Always reads "0."	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11	0 , iterrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7	for interrupt el
	Read/Write After Reset Function	0 Always	Selects act interrupt rec 11: Rising e	0 ive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation	0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01	0 , iterrupt level :0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3	for interrupt
	Read/Write After Reset	0 Always reads "0."	Selects act interrupt rec 11: Rising e Be sure to	0 ive state of quest: edge set "11."	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor	0 Always reads "0."	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11	0 , iterrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7	for interrupt el
	Read/Write After Reset Function	0 Always reads "0."	Selects act interrupt rec 11. Rising e Be sure to 30	0 ive state of quest: edge set "11."	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28	0 Always reads "0."	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11	0 , nterrupt level 0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25	for interrupt el 24
	Read/Write After Reset Function Bit Symbol	0 Always reads "0." 31 R 0	Selects act interrupt rec 11: Rising e Be sure to 30 EIM331	0 ive state of quest: edge set "11." 29 EIM330 R/W 0	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33	0 Always reads "0." 27 R 0	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11	0 , nterrupt level 0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331	for interrupt el 24
	Read/Write After Reset Function Bit Symbol Read/Write	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to 30 EIM331	0 ive state of quest: edge set "11." 29 EIM330 R/W 0	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33	0 Always reads "0." 27 R 0	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 <u>26</u> IL332	0 , hterrupt level 0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0	for interrupt el 24 IL330
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0	Selects act interrupt rec 11: Rising e Be sure to 30 EIM331	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33	0 Always reads "0." 27 R 0	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0	0 , nterrupt level 0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0	for interrupt el 24 IL330
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to Be sure to Be sure to Be sure to Selects act interrupt rec 11: Rising e	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33 0 Set as DMAC	0 Always reads "0." 27 R 0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0 select the ir number 5	0 , interrupt level 0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0 , nterrupt level 51 (INTSBI1)	for interrupt el 1L330 0
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to Be sure to 30 EIM331 0 Selects act interrupt re	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33 0 Set as DMAC activation	0 Always reads "0." 27 R 0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0 select the ir number 5 000: Disa	0 , interrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0 , interrupt level 51 (INTSBI1) ble interrupt	for interrupt el 1L330 0
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to Be sure to Be sure to Be sure to Selects act interrupt rec 11: Rising e	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33 0 Set as DMAC activation factor.	0 Always reads "0." 27 R 0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0 select the ir number 5 000: Disa 001~111:	0 , iterrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0 , iterrupt level 51 (INTSBI1) ble interrupt 1~7	for interrupt el 1L330 0
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to Be sure to Be sure to Be sure to Selects act interrupt rec 11: Rising e	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33 0 Set as DMAC activation factor. 0: Non	0 Always reads "0." 27 R 0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0 select the ir number 5 000: Disa 001~111: If DM33 = 1	0 , iterrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0 , iterrupt level 51 (INTSBI1) ble interrupt 1~7 ,	for interrupt el 1L330 0 for interrupt
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to Be sure to Be sure to Be sure to Selects act interrupt rec 11: Rising e	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33 0 Set as DMAC activation factor. 0: Non activation	0 Always reads "0." 27 R 0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0 select the ir number 5 000: Disa 001~111: If DM33 = 1 select the ir	0 , iterrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0 , iterrupt level 51 (INTSBI1) ble interrupt 1~7 , DMAC chann and and and and and and and and and and	for interrupt el 1L330 0 for interrupt
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to Be sure to Be sure to Be sure to Selects act interrupt rec 11: Rising e	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33 0 Set as DMAC activation factor. 0: Non activation factor	0 Always reads "0." 27 R 0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0 select the ir number 5 000: Disa 001~111: If DM33 = 1 select the i 001~111: If DM33 = 1 select the I	0 , iterrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0 , iterrupt level 51 (INTSBI1) ble interrupt 1~7 , DMAC chann 1: 4~7	for interrupt el 1L330 0 for interrupt
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to Be sure to Be sure to Be sure to Selects act interrupt rec 11: Rising e	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 51 is set as	0 Always reads "0." 27 R 0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0 select the ir number 5 000: Disa 001~111: If DM33 = 1 select the ir	0 , iterrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0 , iterrupt level 51 (INTSBI1) ble interrupt 1~7 , DMAC chann 1: 4~7	for interrupt el 1L330 0 for interrupt
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to Be sure to Be sure to Be sure to Selects act interrupt rec 11: Rising e	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 51 is set as the	0 Always reads "0." 27 R 0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0 select the ir number 5 000: Disa 001~111: If DM33 = 1 select the i 001~111: If DM33 = 1 select the I	0 , iterrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0 , iterrupt level 51 (INTSBI1) ble interrupt 1~7 , DMAC chann 1: 4~7	for interrupt el 1L330 0 for interrupt
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to Be sure to Be sure to Be sure to Selects act interrupt rec 11: Rising e	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 51 is set as the activation	0 Always reads "0." 27 R 0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0 select the ir number 5 000: Disa 001~111: If DM33 = 1 select the i 001~111: If DM33 = 1 select the I	0 , iterrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0 , iterrupt level 51 (INTSBI1) ble interrupt 1~7 , DMAC chann 1: 4~7	for interrupt el 1L330 0 for interrupt
	Read/Write After Reset Function Bit Symbol Read/Write After Reset	0 Always reads "0." 31 R 0 Always	Selects act interrupt rec 11: Rising e Be sure to Be sure to Be sure to Be sure to Selects act interrupt rec 11: Rising e	0 ive state of quest: edge set "11." 29 EIM330 R/W 0 tive state of quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 50 is set as the activation factor 28 DM33 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 51 is set as the	0 Always reads "0." 27 R 0 Always	If DM32 = 0 select the ir number 5 000: Disa 001~111: If DM32 = 1 select the I 000~01 100~11 26 IL332 0 If DM33 = 0 select the ir number 5 000: Disa 001~111: If DM33 = 1 select the i 001~111: If DM33 = 1 select the I	0 , iterrupt level i0(INTTX9) ble interrupt 1~7 , DMAC chann 1: 0~3 1: 4~7 25 IL331 R/W 0 , iterrupt level 51 (INTSBI1) ble interrupt 1~7 , DMAC chann 1: 4~7	for interrupt el 1L330 0 for interrupt

(Note 2) The access to the DMAC register by DMAC is prohibited.



)		7	6	5	4	3	2	1	0
,	Bit Symbol		EIM341	EIM340	DM34		IL342	IL341	IL340
FF_E034)	Read/Write	R		R/W		R		R/W	
_ ,	After Reset	0	0	0	0	0		0	
	Function	Always	Selects act	ive state of	Set as DMAC	Always	If DM34 = 0),	
		reads "0."	interrupt rec	quest:	activation	reads "0."	select the	e interrupt	level for
			11: Rising e		factor.		<pre>(interrupt)</pre>	number 52 (
			Be sure to s		0: Non		000: Disa	ble interrupt	,
					activation		001-111:	•	
					factor		If DM34 = 1		
					1: Interrupt			DMAC chani	nel
					number	(000~0	11: 0~3	
					52 is set as	\sim ((100~11	11: 4~7	
					the				
					activation				
					factor	(()	\sum		
		15	14	13	12	×	/ 10	9	8
	Bit Symbol	/	EIM351	EIM350	DM35	\sim	IL352	/L351	IL350
	Read/Write	R		R/W	4	R		R/W	>
	After Reset	0	0	0	0	0	0 ()	Q	0
	Function	Always	Selects act	ive state of	Set as DMAC	Always	If DM35 = 0	$\overline{)}$	
		reads "0."	interrupt red	quest:	activation	reads "0."		e) interrupt	level for
			11: Rising e	edge	factor.)	interrupt	number 53 (INTTXA)
			Be sure to s	set "11."	0; Non		000: Disa	ble interrupt	
				6	activation		001~111:		
				λ	factor		If DM35 = 1		
					1: Interrupt			DMAC chani	nel
					number	$(\cap$	∕_ [≤] 000~0′		
					53 is set as		100~11	11: 4~7	
			~	$\langle \frown \rangle$	the	\sim	//		
			<	\sim)/	activation				
	<hr/>		00		factor	10	40	47	40
		23	22	21	20	19	18	17	16
	Bit Symbol		EIM361	EIM360	DM36	\searrow	IL362	IL361	IL360
	Read/Write	R	\mathcal{P}	R/W		R		R/W	
	After Reset	0 Always	0	0 ive state of	0	0	0	0	0
	Function							1.	
			\sim		Set as DMAC	Always	If $DM36 = 0$		loval for
		reads "0."	interrupt red	quest:	activation	Always reads "0."	select the	e interrupt	
			interrupt red 10: Falling	quest: edge	activation factor.		select the interrupt	e interrupt number 54 (INTDMA0)
	6		interrupt red	quest: edge	activation factor. 0: Non		select the interrupt 000: Disa	e interrupt number 54 (ble interrupt	INTDMA0)
	[[interrupt red 10: Falling	quest: edge	activation factor. 0; Non activation		select the interrupt 000: Disa 001~111:	e interrupt number 54 (ble interrupt 1~7	INTDMA0)
			interrupt red 10: Falling	quest: edge	activation factor. 0: Non activation factor		select the interrupt 000: Disa 001~111: If DM36 = 1	e interrupt number 54 (ble interrupt 1~7	INTDMA0)
			interrupt red 10: Falling	quest: edge	activation factor. 0: Non activation factor 1: Interrupt		select the interrupt 000: Disa 001~111: If DM36 = 1 select the	e interrupt number 54 (ble interrupt 1~7 , DMAC chan	INTDMA0)
			interrupt red 10: Falling	quest: edge	activation factor. 0: Non activation factor 1: Interrupt number		select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7	INTDMA0) nel
			interrupt red 10: Falling	quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as		select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11	e interrupt number 54 (ble interrupt 1~7 , DMAC chan	INTDMA0) nel
			interrupt red 10: Falling	quest: edge	activation factor. 0: Non activation factor 1: Interrupt number		select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7	INTDMA0) nel
			interrupt red 10: Falling	quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the		select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7	INTDMA0) nel
			interrupt red 10: Falling	quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation		select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7	INTDMA0) nel
~ (Bit Symbol	reads "0."	interrupt rec 10: Falling of Be sure to	quest: edge set "10." 29	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor	reads "0."	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7 ot setting allo	INTDMA0) nel
(Bit Symbol Read/Write	reads "0."	interrupt red 10: Falling o Be sure to	quest: edge set "10."	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28	reads "0."	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No	e interrupt number 54 (ble interrupt 1~7 DMAC chann 1: 1~7 ot setting allo	INTDMA0) hel bwed 24
	Read/Write	reads "0."	interrupt rec 10: Falling of Be sure to	quest: edge set "10." 29 EIM370	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28	27	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372	e interrupt number 54 (ble interrupt 1~7 DMAC chann 1: 1~7 ot setting allo	INTDMA0) nel owed <u>24</u> IL370
	Read/Write After Reset	reads "0." 31 R 0	interrupt rec 10: Falling of Be sure to 30 EIM371	Quest: edge set "10." 29 EIM370 R/W 0	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0	27 R 0	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0	INTDMA0) hel bwed 24
	Read/Write	reads "0." 31 R 0 Always	interrupt rec 10: Falling of Be sure to 30 EIM371 0 Selects act	29 EIM370 R/W 0 ive state of	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37	27 R	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0	INTDMA0) nel owed <u>24</u> IL370
	Read/Write After Reset	reads "0." 31 R 0	interrupt rec 10: Falling of Be sure to 30 EIM371 0 Selects act interrupt rec	29 EIM370 R/W 0 ive state of quest:	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0 Set as DMAC activation	27 R O Always	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0 select the ir	e interrupt number 54 (ble interrupt 1~7 DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0 o,	INTDMA0) nel wed 24 IL370 0 for interrupt
	Read/Write After Reset	reads "0." 31 R 0 Always	interrupt rec 10: Falling of Be sure to 30 EIM371 0 Selects act	29 EIM370 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0 Set as DMAC	27 R O Always	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0 select the in number 5	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0	INTDMA0) nel wed 24 IL370 0 for interrupt
	Read/Write After Reset	reads "0." 31 R 0 Always	interrupt rec 10: Falling e Be sure to 30 EIM371 0 Selects act interrupt rec 10: Falling e	29 EIM370 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0 Set as DMAC activation factor.	27 R O Always	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0 select the in number 5	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0 , nterrupt level 55 (INTDMA ² ble interrupt	INTDMA0) nel pwed 24 IL370 0 for interrupt
	Read/Write After Reset	reads "0." 31 R 0 Always	interrupt rec 10: Falling e Be sure to 30 EIM371 0 Selects act interrupt rec 10: Falling e	29 EIM370 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0 Set as DMAC activation factor. 0: Non	27 R O Always	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0 select the ir number 5 000: Disa	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0 , nterrupt level 55 (INTDMA ² ble interrupt 1~7	INTDMA0) nel pwed 24 IL370 0 for interrupt
	Read/Write After Reset	reads "0." 31 R 0 Always	interrupt rec 10: Falling e Be sure to 30 EIM371 0 Selects act interrupt rec 10: Falling e	29 EIM370 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0 Set as DMAC activation factor. 0: Non activation factor	27 R O Always	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0 select the ir number 5 000: Disa 001~111: If DM37 = 1	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0 , nterrupt level 55 (INTDMA ⁻ ble interrupt 1~7	INTDMA0) hel wwed 24 IL370 0 for interrupt
	Read/Write After Reset	reads "0." 31 R 0 Always	interrupt rec 10: Falling e Be sure to 30 EIM371 0 Selects act interrupt rec 10: Falling e	29 EIM370 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0 Set as DMAC activation factor. 0: Non activation factor 1: Non activation factor 1: Interrupt	27 R O Always	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0 select the ir number 5 000: Disa 001~111: If DM37 = 1 select the i	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0 , nterrupt level 55 (INTDMA ² ble interrupt 1~7 , DMAC chann	INTDMA0) nel wwed 24 IL370 0 for interrupt I)
	Read/Write After Reset	reads "0." 31 R 0 Always	interrupt rec 10: Falling e Be sure to 30 EIM371 0 Selects act interrupt rec 10: Falling e	29 EIM370 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number	27 R O Always	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0 select the ir number 5 000: Disa 001~111: If DM37 = 1 select the i select the i 000,00	e interrupt number 54 (ble interrupt 1~7 DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0 , terrupt level 55 (INTDMA' ble interrupt 1~7 , DMAC chann 2~111:0,2~7	INTDMA0) nel wwed <u>24</u> IL370 0 for interrupt I)
	Read/Write After Reset	reads "0." 31 R 0 Always	interrupt rec 10: Falling e Be sure to 30 EIM371 0 Selects act interrupt rec 10: Falling e	29 EIM370 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 55 is set as	27 R O Always	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0 select the ir number 5 000: Disa 001~111: If DM37 = 1 select the i select the i 000,00	e interrupt number 54 (ble interrupt 1~7 , DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0 , hterrupt level 55 (INTDMA ² ble interrupt 1~7 , DMAC chann	INTDMA0) nel wwed <u>24</u> IL370 0 for interrupt I)
	Read/Write After Reset	reads "0." 31 R 0 Always	interrupt rec 10: Falling e Be sure to 30 EIM371 0 Selects act interrupt rec 10: Falling e	29 EIM370 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 55 is set as the	27 R O Always	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0 select the ir number 5 000: Disa 001~111: If DM37 = 1 select the i select the i 000,00	e interrupt number 54 (ble interrupt 1~7 DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0 , terrupt level 55 (INTDMA' ble interrupt 1~7 , DMAC chann 2~111:0,2~7	INTDMA0) nel wwed <u>24</u> IL370 0 for interrupt I)
	Read/Write After Reset	reads "0." 31 R 0 Always	interrupt rec 10: Falling e Be sure to 30 EIM371 0 Selects act interrupt rec 10: Falling e	29 EIM370 R/W 0 ive state of quest: edge	activation factor. 0: Non activation factor 1: Interrupt number 54 is set as the activation factor 28 DM37 0 Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 55 is set as	27 R O Always	select the interrupt 000: Disa 001~111: If DM36 = 1 select the 001~11 000: No 26 IL372 0 If DM37 = 0 select the ir number 5 000: Disa 001~111: If DM37 = 1 select the i select the i 000,00	e interrupt number 54 (ble interrupt 1~7 DMAC chann 1: 1~7 ot setting allo 25 IL371 R/W 0 , terrupt level 55 (INTDMA' ble interrupt 1~7 , DMAC chann 2~111:0,2~7	INTDMA0) nel wwed <u>24</u> IL370 0 for interrupt I)

them to the specified values before use. (Note 2) The access to the DMAC register by DMAC is prohibited.



		7	6	5	4	3	2	1	0
	Bit Symbol	<u> </u>	EIM381	EIM380	DM38		IL382	IL381	IL380
FF_E038)	Read/Write	R		R/W		R		R/W	
_ ,	After Reset	0	0	0	0	0		0	
	Function	Always reads "0."	Selects act interrupt red 10: Falling Be sure to s	quest: edge	Set as DMAC activation factor. 0: Non activation factor	Always reads "0."	If DM38 = 0, select the interrupt level for internumber 56 (INTDMA2) 000: Disable interrupt 001~111: 1~7 If DM38 = 1,		
					1: Interrupt number 56 is set as the activation factor		select the 000,001,	DMAC chani 011~111: 0,′ setting allow	1,3~7
		15	14	13	12	1	/ 10	9	8
	Bit Symbol	\sim	EIM391	EIM390	DM39		IL392	/L391	IL390
	Read/Write	R	EINISAI	R/W	Divise	R	IL392	R/W	12390
	After Reset	0	0	0	0		0 (0	0
	Function	Always reads "0."	Selects act interrupt red 10: Falling Be sure to s	quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 57 is set as the activation	Always reads "0."	number : 000: Disa 001~111: If DM39 = 1 select the 000~010	nterrupt level 57 (INTDMA: ble interrupt : 1~7	for interrup 3) nel ~2,4~7
	\sim	22	22	21	factor	10	10	17	16
		23	22		20	19	18	17	16
	Bit Symbol	/	EIM3A1	EIM3A0	DM3A	\rightarrow	IL3A2	IL3A1	IL3A0
	Read/Write After Reset	R 0	$\bigcirc 0 \land$	R/W 0	0	R 0	0	R/W 0	0
	Function	Always reads "0."	Selects act interrupt red 10: Falling Be sure to	quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 58 is set as the activation factor	Always reads "0."	number 5 000: Disa 001~111: If DM3A = select the 000~011	nterrupt level 58 (INTDMA able interrupt 1~7	4) nel ~3,5~7
	$\left \right $	31	30	29	28	27	26	25	24
\wedge (Bit Symbol		EIM3B1	EIM3B0	DM3B		IL3B2	IL3B1	IL3B0
	Read/Write	R	\sim	R/W		R		R/W	
	After Reset	0	0	0	0	0	0	0	0
	Function	Alwayş reads "0."	Selects act interrupt red 10: Falling of Be sure to	quest: edge	Set as DMAC activation factor. 0: Non activation factor 1: Interrupt number 59 is set as the	Always reads "0."	number 5 000: Disa 001~111 If DM3B = select the 000~100	nterrupt level 59(INTDMA5 able interrupt : 1~7	nel ~4,6~7

(Note 2) The access to the DMAC register by DMAC is prohibited.



	\sim	7	G	F	4	2	2	1	0	
			6	5	4	3	2	1	0	
IMCF	Bit Symbol		EIM3C1	EIM3C0	DM3C		IL3C2	IL3C1	IL3C0	
(0xFFFF_E03C)	Read/Write	R		R/W		R		R/W		
	After Reset	0	0	0	0	0	II DMOO	0		
	Function	Always			Set as DMAC	Always	If DM3C =	,	laural fam	
		reads "0."	interrupt rec 10: Falling e		activation	reads "0."		e interrupt		
			Be sure to s	eage	factor. 0: Non			number 60 (able interrupt		
			De Sule lo s	set iv.	activation		000. 1032			
					factor		If DM3A =			
					1: Interrupt			DMAC chan	nel	
					number			,111: 0~5,7	-	
					60 is set as	\sim (setting allow	ved	
					the		(\bigcirc)	-		
					activation					
					factor		\sim			
		15	14	13	12	<u> </u>	10	9	8	
	Bit Symbol		EIM3D1	EIM3D0	DM3D	\sim	IL3D2	IL3D1	IL3D0	
	Read/Write	R		R/W	0	R		R/W	\geq	
	After Reset	0	0	0	0	0	0 (0	0	
	Function	Always	Selects act	ive state of	Set as DMAC	Always	If DM3D =			
		reads "0."	interrupt red	quest:	activation	reads "0."	select the in	nterrupt level	for interrupt	
			10: Falling		factor.	\mathcal{D}	number (61 (INTOMA	7)	
			Be sure to s	set "10."	0: Non			ble interrupt		
				6	activation		001~111			
				$\leq \langle \langle \rangle \rangle$	factor		If DM3D =	,		
					1: Interrupt			DMAC chan	nel	
					number	(\mathcal{O})	000~110			
				20	61 is set as			setting allow	ed	
			~	$\langle \langle \rangle \rangle$	the		9			
				\langle / \rangle	activation factor					
		23	22	21	20	19	18	17	16	
	Bit Symbol	~	EIM3E1	EIM3E0	DM3E		IL3E2	IL3E1	IL3E0	
	Read/Write	R	LINISLI	R/W	DIVISE	R	ILJLZ	R/W	ILSEU	
	After Reset	0		0	<u> </u>	0	0	0	0	
	Function	Always		-	Set as DMAC	Always			0	
	1 unction	reads "0."	interrupt red		activation	reads "0."	If DM3E = 0, select the interrupt level for interrupt			
			11. Rising e		factor.	10000 0.		62(INTADA)	for interrupt	
		$\sim \langle \vee /$	Be sure to	0	0: Non			ble interrupt		
		$\sim \sim$		(\mathcal{O})	activation		001~111:			
			. <	$\leq \langle \vee \rangle$	factor		If DM3E = ²	1,		
					1: Interrupt		select the	DMAC chan	nel	
					number			11:0~3		
		\sim			62 is set as		100~11	11: 4~7		
	$ \land \land$				the					
	\sum			\sim	activation					
				00	factor	07		05	0.1	
(31	30	29	28	27	26	25	24	
\sim (Bit Symbol		EIM3F1	EIM3F0	DM3F		IL3F2	IL3F1	IL3F0	
	Read/Write	R	$\sim > >$	R/W	-	R		R/W		
	After Reset	0	0	0	0	0	0	0	0	
	Function	Always			Set as DMAC	Always	If DM3F = 0			
		reads "0."	interrupt red		activation	reads "0."			for interrupt	
			11: Rising e		factor.			63(INTADB)		
\checkmark			Be sure to	set "11."	0: Non			ble interrupt		
					activation		001~111			
					factor		If DM3F = '			
					1: Interrupt			DMAC chani	IEI	
					number)11: 0~3 11: 4~7		
					63 is set as		100~1	11.4~/		
					the activation					
					factor					
	<u></u>				100101		l			
(Note 1) Defa	ult values	of EIMxx() and EIM	xx1 are d	ifferent fro	om the val	ues to be	used. Pr	operly set	
• •	n to the sp									

(Note 1)	Please ensure that the type of active state is selected before enabling an interrupt request.
(Note 2)	When making interrupt requests DMAC activation factors, please ensure that you put the DMAC into standby mode after setting the INTC.
(Note 3)	An active condition must be changed after putting the interrupt output of the corresponding device into the state of negate especially when it is changed to the level detection.
	 Change the setting from IL="other than 0" to IL="0". Change the detection condition (EIM). Clear corresponding interrupt by INTCLR. Set IL to "other than 0".

6.9.4.5 Interrupt Request Clear Registers (INTCLR)

When it is desired to clear any interrupt request being suspended, you can do so by setting the IVR [7:0] for the corresponding interrupt factor into the INTCLR register. When an interrupt request is cleared, the IVR value is also cleared and the interrupt factor cannot be determined anymore. Do not clear an interrupt request before reading the IVR value.


Set the IVR <IVR7:0> value that corresponds to the interrupt request that you would like to clear

		7	6	5 (4	3	2	1	0
INTCLR	Bit Symbol	EICLR7	EICLR6	EICLR5	EICLR4	EICLR3	EICLR2	EICLR1	EICLR0
(0xFFFF_E060)	Read/Write			(\land)	R/	w (7)	$\langle \wedge \rangle$		
	After Reset	0	0	$\langle 0 \rangle$	0	0\\<	\mathcal{I}_{0}	0	0
	Function	Set the IV	'R <ivr7:0></ivr7:0>	value that co	orresponds to	the interrup	t request that	t you would l	ike to clear.
		15	14	13	12	11	10	9	8
	Bit Symbol		Į	Į		\downarrow			
	Read/Write)	F	२ 🔍			
	After Reset		$(\land \land)$		$\langle \rangle$)			
	Function				Always	reads "0."			
		23	22	21 🗸	20	19	18	17	16
	Bit Symbol	$\downarrow \downarrow \downarrow$	$\frac{1}{2}$		\downarrow				
	Read/Write	\sim	<u>ک</u>	(α)	7 <u> </u>	R			
	After Reset					0			
	Function			//	Always	reads "0."			
		31	30	29	28	27	26	25	24
	Bit Symbol		/						
	Read/Write			\searrow	F	R			
	After Reset	7	\wedge		(0			
. (Function		21		Always	reads "0."			

(Note 1) Clear the interrupt request regardless of the active state setting of INTC IMCx <EIMxx>, i.e., either "H" level, "L" level, rising edge, or falling edge, in order to maintain interrupt factors.

(Note 2) Bit manipulation instructions cannot be used to access this register.

- (Note 3) External transfer requests due to DMAC interrupt factors are not cleared. Once an external transfer request is accepted, it will not be canceled until the DMA transfer is executed. Therefore, any unnecessary external transfer request should be cleared by executing DMA transfer or disabling interrupts using IMCx <ILxxx> or by canceling the corresponding DMAC activation factors using IMCx<DMxx> before accepting the external transfer requests.
- (Note 4) Be sure to clear the corresponding interrupt number with INTCLR after setting IMCx register.



6.10 **INTCG Registers (Interrupts to Clear STOP and IDLE)**

INT0 to INTB, KWUP0 to 7 (Interrupts to Clear Stop and Idle modes)

	\sim	7	6	5	4	3	2	1	0
IMCGA	Bit Symbol	\sim		EMCG01	EMCG00		A	/	INT0EN
(0xFFFF_EE10)	Read/Write	F	2	R/	W		R		R/W
. ,	After Reset	0	0	1	0	0	0	0	0
	Function	Always reads "0."	Always reads "0."	Set active s standby cle 00: "L" level 01: "H" leve 10: Falling e 11: Rising e	ar request. I edge	Always reads	Always reads	Always reads "0."	INT0 Clear input 0: Disable 1: Enable
		15	14	13	12		10	9	8
	Bit Symbol	/		EMCG11	EMCG10	\sum			INT1EN
	Read/Write	R	2	R/	W		R	176	R/W
	After Reset	0	0	1	0	0	0	5 0	0
	Function	Always reads "0."	Always reads "0."	Set active s standby cle 00: "L" level 01: "H" leve 10: Falling e 11: Rising e	ar request.	Always reads "0."	Always reads. "0."	Always reads "0,"	INT1 Clear input 0: Disable 1: Enable
		23	22	21	20	19 (/	/ (18	17	16
	Bit Symbol			EMCG21	EMCG20	A.	$\rightarrow \rightarrow$		INT2EN
	Read/Write	F	2	R/	w //		R		R/W
	After Reset	0	0		0	0	0	0	0
	Function	Always reads "0."	Always reads	standby cle 00: "L" level 01: "H" leve	ar request.	Always reads "0."	Always reads "0."	Always reads "0."	INT2 Clear input 0: Disable 1: Enable
		6		10: Falling e 11: Rising e		>			
		31	30			27	26	25	24
	Bit Symbol	31	30	11: Rising e	edge	27	26	25	24 INT3EN
	Bit Symbol Read/Write	31	\leq	11: Rising e	edge 28 EMCG30	27	26 R	25	
		JL(\leq	11: Rising e 29 EMCG31	edge 28 EMCG30	0	R 0	0	INT3EN
	Read/Write	- F		11: Rising e 29 EMCG31	edge 28 EMCG30 W 0 state of INT3 ar request.	0	R 0	0	INT3EN R/W



IMCGB

(0xFFFF_EE14)

	7	6	5	4	3	2	1	0
Bit Symbol	/		EMCG41	EMCG40			/	INT4EN
Read/Write	R	2	R/	N		R		R/W
After Reset	0	0	1	0	0	0	0	0
Function	Always reads "0."	Always reads "0."	standby clear request. 00: "L" level 01: "H" level 10: Falling edge 11: Rising edge		Always reads "0."	Always reads "0."	Always reads "0."	INT4 Clear input 0: Disable 1: Enable
	15	14	13	12	11		9	8
Bit Symbol			EMCG51	EMCG50		$\forall \rightarrow$		INT5EN
Read/Write	R	2	R/	Ν		R		R/W
After Reset	0	0	1	0	0	0	0	0
Function	Always reads "0."	Always reads "0."	Set active s standby cle 00: "L" level 01: "H" level 10: Falling e 11: Rising e	ar request.	Always reads "0."	Always reads "0."	Always reads "0."	INT5 Clear input 0: Disable 1: Enable
	23	22	21	20	19	18	((rx))	16
Bit Symbol	/		EMCG61	EMCG60			Ł	INT6EN
Read/Write	R	2	R/	\sim			\checkmark	R/W
After Reset	0	0	1	0	0	$\bigcirc 0$	0	0
Function	Always reads "0."	Always reads "0."	Set active s standby cle 00: "L" level 01: "H" level 10: Falling e 11: Rising e	ar request.	Always reads "0,"	Always reads	Always reads "0."	INT6 Clear input 0: Disable 1: Enable
	31	30	29	28	27	26	25	24
Bit Symbol		17	EMCG71	EMCG70				INT7EN
Read/Write	R	$\left(\left(\begin{array}{c} 1 \\ 1 \end{array}\right)\right)$	R/	N		R		R/W
After Reset	0	O	1	0	0	0	0	0
Function	Always reads	Always reads "0."	Set active s standby cle 00: "L" level 01: "H" level 10: Falling e 11: Rising e	ar request.	Always reads "0."	Always reads "0."	Always reads "0."	INT7 Clear input 0: Disable 1: Enable



IMCGC

(0xFFF	F_EE18)
--------	---------

	7	6	5	4	3	2	1	0
Bit Symbol	/		EMCG81	EMCG80			/	INT8EN
Read/Write	F	ł	R/	W		R		R/W
After Reset	0	0	1	0	0	0	0	0
Function	Always reads "0."	Always reads "0."	Set active s standby cle 00: "L" level 01: "H" leve 10: Falling e 11: Rising ee	ar request. I edge	Always reads "0."	Always reads	Always reads "0."	INT8 Clear input 0: Disable 1: Enable
	15	14	13	12	11		9	8
Bit Symbol			EMCG91	EMCG90		$\checkmark \rightarrow$		INT9EN
Read/Write	F	2	R/	W		R	-	R/W
After Reset	0	0	1	0	0	0	0	0
Function	Always reads "0."	Always reads "0."	Set active s standby cle 00: "L" level 01: "H" leve 10: Falling e 11: Rising eo	ar request.	Always reads	Always reads "0."	Always reads "0."	INT9 Clear input 0: Disable 1: Enable
	23	22	21	20	19	18	((rr))	16
Bit Symbol			EMCGA1	EMCGA0			TY.	INTAEN
Read/Write	R	2	R/	W V		R	\checkmark	R/W
After Reset	0	0	1	0	0	(0)	0	0
Function	Always reads "0."	Always reads "0."	Set active s standby cle 00: "L" level 01: "H" leve 10: Falling e 11: Rising edg	ar request. I edge	Always reads.	Always reads	Always reads "0."	INTA Clear input 0: Disable 1: Enable
	31	30) 29	28	27	26	25	24
Bit Symbol	/		EMCGB1	EMCGB0	×			INTBEN
Read/Write	R	$\left(\left(\right) \right)$	R/	W		R		R/W
After Reset	0		1	6	0	0	0	0
Function	Always reads	Always reads	Set active s standby cle 00: "L" (evel 01: "H" leve 10: Falling e 11: Rising ec	ar request.	Always reads "0."	Always reads "0."	Always reads "0."	INTB Clear input 0: Disable 1: Enable

		7	6	5	4	3	2	1	0	
IMCGD	Bit Symbol	_		EMCGC1	EMCGC0			-	KWUPE N	
(0xFFFF_EE1C)	Read/Write		R N	R/	R/W		R			
(************************	After Reset	0	0	1	0	0	0	0	R/W 0	
	Function			standby clea	Set active state of KWUP standby clear request.		Always reads "0."			
				01: "H" level Be sure to			Ć		0: Disable 1: Enable	
	/	15	14	13	12	11	10	2) 9	8	
	Bit Symbol	\sim	//	/	/	/	$\overline{\gamma}$	\sim	/	
	Read/Write		R	R/	W		(V/R))		R/W	
	After Reset	0	0	1	0	0	C C	0	0	
	Function	Always reads "0."		Always reads "1."			Nways reads "	О."		
		23	22	21	20	(19)	18	17	16	
	Bit Symbol				$\langle \rangle$	$\sqrt{\lambda}$		TT.		
	Read/Write	R		R/W		R			R/W	
	After Reset	0	0	1	0 (7)	$\langle \rangle$	0 (\mathcal{I}	0	
	Function	Always reads	s "0."	Always reads "1."	Always		Always reads "0."			
		31	30	29	[_] (28)	27	26	25	24	
	Bit Symbol				\mathcal{N}		\mathcal{M}			
	Read/Write		R	R/	W		R		R/W	
	After Reset	0	0	(1)	0	(()	7/0		0	
	Function	Always reads	s "0."	Always reads "1."			Iways reads "	0."		

Note: Default values for standby clearing request of IMCGD are different from the values to be used. Properly set them to the specified values before use.

Be sure to set active state of the clear request if interrupt is enabled for clearing the Stop or Idle mode.

(Note1) When using interrupts, be sure to follow the following sequence of action:

If shared with other general ports, enable the target interrupt input.

- ② Set active state, etc., upon initialization.
- ③ Clear interrupt requests.
- Enable interrupts

(Note 2) Settings must be performed while interrupts are disabled.

(Note 3) For clearing the Stop mode with TMP19A63, 13 factors, i.e., INT0 to INTB and KWUP0 to 7 are available as clearing interrupts. Whether or not INT0 to INTB are to be used as Stop/ Idle clearing interrupts as well as active state edge/level selection is set with CG.

(Note 4) Among the above 13 factors to be assigned as Stop/Idle clear request interrupts, INT0 to INTB don't have to be set with CG if they are to be used as normal interrupts. Use INTC to specify either H/L level, rising/falling edge, or both edges. If KWUP0 to 7 are to be used as normal interrupts, set the active level by KWUPSTn and set High level with INTC. No CG setting is necessary.


Interrupt factors other than those assigned as Stop/Idle clear requests are set in the INTC block.

		7	6	5	4	3	2	1	0		
EICRCG	Bit Symbol			/	/	ICRCG3	ICRCG2	ICRCG1	ICRCG0		
(0xFFFF_EE20)	Read/Write		F	र		R/W					
	After Reset		()		0					
	Function	Always read				Always reads "0." Clear interrupt requests. 0000: INT0 0101: INT5 1010: INTA 0001: INT1 0110: INT6 1011: INTB 0010: INT2 0111: INT7 1100: KWUP 0011: INT3 1000: INT8 1101: 0100: INT4 1001: INT9 1110: 1111:					
	/	15	14	13	12	11	10	9	8		
	Bit Symbol	/	/	/	/	H		/	/		
	Read/Write	R									
	After Reset										
	Function	Always reads "0."									
		23	22	21	2077	19	18	17	16		
	Bit Symbol			/	TY-		5-4	JA-			
	Read/Write			(\sim	301			
	After Reset			4	$\langle \rangle$		α				
	Function			20	Always	reads "0."		4			
		31	30	29	28	27	26/	25	24		
	Bit Symbol			T A		\mathcal{A}			/		
	Read/Write		(\sim))				
	After Reset		4	$\langle \rangle$		0					
	Function				Always	reads "0."	_	_	_		

(Note) To clear interrupt request of the above 13 factors that are assigned to clear Stop/ Idle modes,

① For KWUP, use KWUPS

② For INT0 to INTB, use the EICRCG register in the above CG block and then use the INTCLR register in theINTC block.



TOSHIBA

6.11 **NMI Flag Register**

NMIFLG (0xFFFF_EE24)

	7	6	5	4	3	2	1	0
Bit Symbol		/				NMI	WDT	WBER
Read/Write				F	2	_		
After Reset	0	0	0	0	0	_ 0	0	0
Function		Al	ways reads	"0."		NMI factor	NMI factor	NMI factor
						1: NMI	1: NMI	1: NMI
						generated	generated by	generated by write bus
						by input	WDT interrupt	error
						from NMI pin		choi
	15	14	13	12	11	(10	9	8
Bit Symbol					\rightarrow	\sim		
Read/Write				F	२ (()	$\langle \rangle$		
After Reset	0	0	0	0	0	0	0	0
Function				Always r	eads "0."			
	23	22	21	20	19	18	(17	16
Bit Symbol				$\overline{\gamma}$	\downarrow		\checkmark	
Read/Write				- (\/ i	र)	$ \land (($		
After Reset	0	0	0	0	0		(0))	0
Function				Always r	eads "0."	\sim		
	31	30	29	28	27	26	25	24
Bit Symbol		/	/			\swarrow		
Read/Write					r (0	7		
After Reset	0	0) 0 1)	> 0	0))0	0	0
Function		4	$(\)$	Always r	eads "0."	<u> </u>		

(Note) WDT and WBER are cleared to "0" when they are read.

6.12 Cautions in Using Interrupts

The following paragraphs describe some points to be kept in mind in using interrupts. User programs must be written in a manner to satisfy the following details.

6.12.1 Cautions Related to TX19A Processor Core

- Exceptions cannot be disabled. Note that there are some cases where two different instructions can be distinguished only by exception generation. So, properly use them according to the specific usage.
- Software interrupts are different from the "software set" to be used as one of hardware interrupt factors.
- Immediately after overwriting SSCR of the CP0 register, add two NOP instructions to allow for register bank switching as it takes two clock cycles.
- In case multiple interrupts of the same interrupt level are accepted by changing ILEV <CMASK>, the register bank will not be switched. The users need to program an additional process for saving the contents of the register.
- Only 32-bit ISA access can be used to access IER of the CP0 register.
- Different stack pointers (r29) are used for Shadow Register Set number 0 and Shadow Register Set numbers 1 to 7; it is necessary to set them separately (twice). If it is desired to use a common stack pointer, you can do so by setting SSCR<CSS> to "1" in the main process to use Shadow Register Set number 1. In this case, when a level 1 interrupt is accepted, the register bank will not be switched. The users need to program an additional process for saving the contents of the register..
- If an ERET instruction is executed while interrupts are disabled by setting Status <ERL> of the CP0 register to "1," it returns to the main process by using ErrorEPC of the CP0 register as the return address. As the TX19A processor core saves the interrupt return address to EPC, you should be careful if Status <ERL> is to be used for disabling interrupts.
- Don't execute an ERET instruction within two clock cycles after accessing Status, ErrorEPC, EPC, or SSCR of the CP0 register.
- If Status <ERL/EXL/IE> of the CP0 register is set to disable interrupts, interrupts are disabled at the time of instruction execution (E stage) but any value set to the register is reflected only two clocks later.
 - If Status <ERL/EXL/IE> of the CP0 register is set to enable interrupts, interrupts are enabled two clocks after the instruction execution (E stage); any value set to the register is also reflected two clocks after the instruction execution (E stage).

6.12.2 Cautions Related to INTC

- If more than one interrupts of a same interrupt level are generated at the same time, interrupts are accepted from the factor of the smallest interrupt number.
- Any factor of interrupt level 0 is not suspended.
- If it is desired to individually disable interrupt factors (by setting interrupt level 0), you can do so only while interrupts are disabled.
- Default settings of IMCx <EIMxx> of INTC may be different from the settings to be used.
- The INTC ILEV register must be 32-bit accessed.
- · The INTC INTCLR register must be 32-bit accessed.
- When enabling interrupts, be sure to do so in the order of the detection route (from external to internal). When disabling, use the reverse order of the detection route (from internal to external).
- When a new value is written to INTC ILEV <CMASK>, set <MLEV> to "1" at the same time.

7. Input/Output Ports

- 7.1 Port registers
- Px :Port register

To read/ write port data.

PxCR :Output control register

Need to enable the input with PxIE register even when input is set.

PxFCn :Function register

To set functions. An assigned function can be activated by setting "1".

PxOD :Open drain control register

To switch the input of a register that can be set as programmable open drain.

PxPUP :Pull-up control register

To control program pull-ups.

PxSEL :Serial setting register

Needs to be set when using serial function.

PxIE :Input control enable register

To control inputs. "0" cannot be set as a default to avoid through current.


All the ports other than P0 and P1 require the setting. "1" is input if IE="0".

7.2 Port 0 (P00~P07)

The port 0 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register P0CR. A reset allows all bits of P0CR to be cleared to "0" and the port 0 to be put in output disable mode.

Besides the general-purpose input/output function, the port 0 performs other functions: D0 through D7 function as a data bus and AD0 through AD7 function as an address data bus. When external memory is accessed, all bits of P0FC1 are set to "1."

If the BUSMD pin is set to "L" level, the port 0 is put in separate bus mode (D0 to D7). If it is set to "H" level, the port 0 is put in multiplexed mode (AD0 to AD7).




(0xFFFF_F000)	Bit Symbol Read/Write After reset Bit Symbol Read/Write After reset Function Bit Symbol Read/Write After reset Function	7 P07 7 P07C 0 7 P07FC1 0	6 P06C 0	t 0 control 5 P05C 0 0: 0 0 function 5 P05FC1 0	4 P04C R/ 0 utput disable	3 P03C W 0 1: Output er 3 P03FC1 W 0	2 P02C 0 able 2 P02FC1	1 P01 1 P01C 0 1 P01FC1 0	0 P00 0 P00C 0 P00FC1 0
(0xFFFF_F000)	Read/Write After reset Bit Symbol Read/Write After reset Function Bit Symbol Read/Write After reset	7 P07C 0 7 P07FC1	Por 6 P06C 0 Port 0 6 P06FC1	Output t 0 control 5 P05C 0 0: 0 0 function 5 P05FC1 0	R/ register 4 P04C R/ 0 utput disable register 1 4 P04FC1 R/ 0	W er is cleared P03C W 0 1: Output er 3 P03FC1 W 0	to "0." 2 P02C 0 nable 2 P02FC1	1 P01C 0	0 P00C 0 P00FC1
POCR (0xFFFF_F001) POFC1 (0xFFFF_F002)	After reset Bit Symbol Read/Write Function Bit Symbol Read/Write After reset After reset	P07C 0 7 P07FC1	6 P06C 0 Port 0 6 P06FC1	t 0 control 5 P05C 0 0: 0 0 function 5 P05FC1 0	register 4 P04C R/ 0 utput disable register 1 4 P04FC1 R/ 0	3 P03C W 0 1: Output er 3 P03FC1 W 0	2 P02C 0 able 2 P02FC1	0 1 P01FC1	0 0 P00FC1
P0CR [(0xFFFF_F001) [// F P0FC1 [(0xFFFF_F002) [//	Bit Symbol Read/Write After reset Function Bit Symbol Read/Write After reset	P07C 0 7 P07FC1	6 P06C 0 Port 0 6 P06FC1	t 0 control 5 P05C 0 0: 0 0 function 5 P05FC1 0	register 4 P04C R/ 0 utput disable register 1 4 P04FC1 R/ 0	3 P03C W 0 1: Output er 3 P03FC1 W 0	2 P02C 0 able 2 P02FC1	0 1 P01FC1	0 0 P00FC1
(0xFFFF_F001) // / / / / / / / / / / / / / / / /	Read/Write After reset Function Bit Symbol Read/Write After reset	P07C 0 7 P07FC1	6 P06C 0 Port 0 6 P06FC1	5 P05C 0 0: 0 0 function 5 P05FC1 0	4 P04C R/ 0 utput disable register 1 4 P04FC1 R/	P03C W 0 1: Output er 3 P03FC1 W 0	P02C 0 able 2 P02FC1	0 1 P01FC1	0 0 P00FC1
(0xFFFF_F001) // / / / / / / / / / / / / / / / /	Read/Write After reset Function Bit Symbol Read/Write After reset	P07C 0 7 P07FC1	P06C 0 Port 0 6 P06FC1	0 0:0 0 function 5 P05FC1 0	P04C R/ 0 utput disable register 1 4 P04FC1 R/	P03C W 0 1: Output er 3 P03FC1 W 0	P02C 0 able 2 P02FC1	0 1 P01FC1	0 0 P00FC1
(0xFFFF_F001) // / / / / / / / / / / / / / / / /	Read/Write After reset Function Bit Symbol Read/Write After reset	0 7 P07FC1	0 Port 0 6 P06FC1	0 0: 0 0 function 5 P05FC1 0	R/ 0 utput disable register 1 4 P04FC1 R/ 0	W 0 1: Output er 3 P03FC1 W 0	0 able 2 P02FC1	0 1 P01FC1	0 0 P00FC1
(0xFFFF_F001) // P0FC1 (0xFFFF_F002) /	Read/Write After reset Function Bit Symbol Read/Write After reset	0 7 P07FC1	0 Port 0 6 P06FC1	0 0: 0 0 function 5 P05FC1 0	0 utput disable register 1 4 P04FC1 R/	W 0 1: Output er 3 P03FC1 W 0	2 P02FC1	0 1 P01FC1	0 0 P00FC1
/ F0FC1 [(0xFFFF_F002) [/	After reset Function Bit Symbol Read/Write After reset	7 P07FC1	Port (6 P06FC1	0: O 0 function 5 P05FC1 0	0 utput disable register 1 4 P04FC1 R/	0 1: Output er 3 P03FC1 W 0	2 P02FC1	1 P01FC1	0 P00FC1
P0FC1 [(0xFFFF_F002) [Bit Symbol Read/Write After reset	P07FC1	6 P06FC1	0 function 5 P05FC1 0	register 1 4 P04FC1 R/	3 P03FC1 W 0	2 P02FC1	P01FC1	P00FC1
(0xFFFF_F002) /	Read/Write After reset	P07FC1	6 P06FC1	5 P05FC1 0	4 P04FC1 R/	0 P03FC1 W	P02FC1	P01FC1	P00FC1
(0xFFFF_F002) /	Read/Write After reset	P07FC1	6 P06FC1	5 P05FC1 0	4 P04FC1 R/	0 P03FC1 W	P02FC1	P01FC1	P00FC1
(0xFFFF_F002) /	Read/Write After reset	P07FC1	P06FC1	P05FC1	P04FC1 R/	0 P03FC1 W	P02FC1	P01FC1	P00FC1
(0xFFFF_F002) /	Read/Write After reset		i	0	R/	w o		20	
/	After reset	0	0		0	0			0
		0	0					0	0
Ľ	Function			0:1	PORT 1: Exte	ernal bus set			
						6	\sum_{n}		
							3)		

7.3 Port 1 (P10~P17)

The port 1 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Output can be set by using the control register P1CR and the function registers P1FC1 and P1FC2. A reset allows all bits of the output latch P1, P1CR, P1FC1 and P1FC2 to be cleared to "0" and the port 1 to be put in output disable mode.

Besides the general-purpose input/output function, the port 1 performs other functions: D8 through D15 function as a data bus, AD8 through AD15 function as an address data bus, and A8 through A15 function as an address bus. To access external memory, registers P1CR, P1FC1 and P1FC2 must be provisioned to allow the port 1 to function as either an address bus or an address data bus.

If the BUSMD pin is set to "L" level during a reset, the port 1 is put in separate bus mode (D8 to D15). If it is set to "H" level during a reset, the port 1 is put in multiplexed mode (AD8 to AD15 or A8 to A15).



Port 1 register											
		7	6	5	4	3	2	1	0		
P1	Bit Symbol	P17	P16	P15	P14	P13	P12	P11	P10		
(0xFFFF_F001)	Read/Write				R/	W					
	After reset			Input mode (output latch	register is cle	eared to "0.")				
			Por	t 1 control	register						
		_			-						
		7	6	5	4	3	2) 1	0		
P1CR	Bit Symbol	P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C		
(0xFFFF_F011)	Read/Write				R/	w (V_))				
	After reset	0	0	0	0	0	0	0	0		
	Function			0: 0	utput disable	1: output er	nable				
Port 1 function register 1											
		7	6	5	4	3	2		0		
P1FC1	Bit Symbol	P17F1	P16F1	P15F1	P14F1	P13F1	P12F1	P11F1	P10F1		
(0xFFFF_F012)	Read/Write				R/	Ŵ		20			
	After reset	0	0	0	0	0	0	900	0		
	Function			0: PORT 1:	external bus	setting (AD/I	08~AD/D15)	\geq			
			Port	1 function	register2	6	\mathcal{D}				
		7	6	5	> 4	3))2	1	0		
P1FC2	Bit Symbol	P17F2	P16F2 🔇	P15F2	P14F2	P13F2	P12F2	P11F2	P10F2		
(0xFFFF_F013)	Read/Write				R/	w					
	After reset	0	0	Õ	0	0/	0	0	0		
	Function))0: PORT	1: external b	ous setting (A	A8 ~A15)				
	Note) You	u cannot s	et "1" to P	1FC1 and	F1FC2-sir	nultaneou	slv.				

Note) You cannot set "1" to P1FC1 and F1FC2 simultaneously.

7.4 Port 2 (P20~P27)

The port 2 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register P2CR and the function registers P2FC1 and P2FC2. A reset allows all bits of the output latch P2 to be set to "1," all bits of P2CR, P2FC1 and P2FC2 to be cleared to "0," and the port 2, to be an input port though it is input/output disabled.

Besides the general-purpose input/output port function, the port 2 performs another function: A0 through A7 function as an address bus and A16 through A23 function as another address bus. To access external memory, registers P2CR, P2FC1 and P2FC2 must be provisioned to allow the port 2 to function as an address bus.

If the BUSMD pin is set to "L" level during a reset, the port 2 is put in separate bus mode (A16 to A23). If it is set to "H" level during a reset, the port 2 is put in multiplexed mode (A0 through A7 or A16 through A23).




Fig. 7.3 Port 2(P20~P27)

7.5 Port 3 (P30~P37)

The port 3 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register P3CR and the function register P3FC1. In addition to above functions, a function of inputting and outputting the control and status signals of CPU is negative of the P2O pin in set to PD signal output made (P2OF, "I4") the PD states is output and output and the provided of the P2O pin in set to PD signal output made (P2OF, "I4") the PD states is output and output and provided of the P2O pin in set to PD signal output made (P2OF, "I4") the PD states is output and provided of the P2O pin in set to PD states in the provided of the P2O pin in the provided of the

provided. If the P30 pin is set to \overline{RD} signal output mode (<P30F>="1"), the \overline{RD} strobe is output only when an external address area is accessed. Likewise, if the P31 pin is set to \overline{WR} signal output mode (<P31F>="1"), the \overline{WR} strobe is output only when an external address area is accessed.

Set IE to input mode when using WAIT/BUSREQ input function.







Fig. 7.4 Port 3 (P30~P32, P36)







				Port 3 reg	ister						
		7	6	5	4	3	2	1	0		
P3	Bit Symbol	P37	P36	P35	P34	P33	_ P32	P31	P30		
(0xFFFF_F030)	Read/Write		-		R	/W					
	After reset	0		Inpu	ut mode (outp	out latch regi	ster is set to	"1.")			
								5			
			Por	t 3 control	register	($\overline{\partial h}$		<u> </u>		
		7	6	5	4	3	2	1	0		
P3CR	Bit Symbol	P37C	P36C	P35C	P34C	P336	P32C	P31C	P30C		
(0xFFFF_F031)	Read/Write			-	R	w (7(
	After reset	0	0	0	0		0	0	0		
	Function			0: c	output disable	e 1: output er	nable				
Port 3 function register 1											
	~	1	Port	3 function	register 1	\int	$\sim (C$				
		7	6	5	4	3	2	$\mathcal{L}(1)$	0		
P3FC1	Bit Symbol	P37F1	P36F1	P35F1	P34F1	P33F1	P32F1	P31F1	P30F1		
(0xFFFF_F032)	Read/Write		1	- 40	R	/W	$(\Delta$	~			
	After reset	0	0	0	Ő	0		0	0		
	Function	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT		
		1:ALE	1R/W	1:BUSACK	1:BUSREQ	/WAIT	1.HWR	1:WR	1:RD		
1:RDY											
Port 3 Pull-up control register											
		7	6	5	4	3	2	1	0		
P3PUP	Bit Symbol	P37UP	P36UP	P35UP	P34UP	P33UP	P32UP	P31UP	P30UP		
(0xFFFF_F03B)	Read/Write					/W					
	After reset	0 (7)	0	0 <	0	0	0	0	0		
	Function	$\sum V$	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up		
			0:off	0:off (//	0:off	0:off	0:off	0:off	0:off		
			1:Pull-Up	1:Rull-Up	1;Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up		
		\leq									
		\searrow	Port 3 Inp	ut enable o	control reg	ister					
	Ł	7	6	5	4	3	2	1	0		
P3IE	Bit Symbol	P37IE	P36IE	P35IE	P34IE	P33IE	P32IE	P31IE	P30IE		
(0xFFFF_F03E)	Read/Write		91		R	/W		1			
$\langle \rangle$	After reset	0	0	0	0	0	0	0	0		
	Function	Input	Input	Input	Input	Input	Input	Input	Input		
	\rightarrow	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled		
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled		
\searrow			>								

7.6 Port 4 (P40~P47)

The port 4 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register P4CR and the function register P4FC1.

Besides the general-purpose input/output port function, the port 4 performs other functions: P40 through P45 output the chip select signal ($\overline{CS0}$ to $\overline{CS5}$), P46 functions as the SCOUT output pin for outputting internal clocks.






Fig. 7.8 Port 4 (P40~P45)





Port 4 register										
		7	6	5	4	3	2	1	0	
P4	Bit Symbol	P47	P46	P45	P44	P43	P42	P41	P40	
(0xFFFF_F040)	Read/Write	R/W								
	After reset	r reset Input mode (output latch register is set to "1.")								
	Port 4 control register									
		7	6	5	4	3	2	1	0	
P4CR	Bit Symbol	P47C	P46C	P45C	P44C	P43C	P42C	P41C	P40C	
(0xFFFF_F041)	Read/Write				R	\sim				
	After reset	0	0	0	0	0	0	0	0	
		0: output disable 1: output enable								
Port 4 function register 1										
		7	6	5	(47/	3	2	$\gamma \gamma$	0	
P4FC1	Bit Symbol	P47F1	P46F1			P43F1	P42F1	P41F1	P40F1	
(0xFFFF_F042)	Read/Write	R/	W	R/W		R/W		Mr C/		
	After reset	0	0	0	0	0	0	0	0	
	Function		0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	0: PORT	
			1: SCOUT	1: CS5	1: CS4	1: CS3	1: CS2	1: CS1	1: CS0	
Port 4 Pull-up control register										
	/	7	6	5	4	3	2	1	0	
P4PUP	Bit Symbol	P47UP	P46UP	P45UP	P44UP	P43UP	P42UP	P41UP	P40UP	
(0xFFFF_F04B)	Read/Write	R/W								
	After reset		\mathcal{C}	0	<u>(0</u>	0	0	0	0	
	Function		\bigcirc	Pull-up 0:off	Pull-up 0:off	Pull-up 0:off	Pull-up 0:off	Pull-up 0:off	Pull-up 0:off	
		$\overline{\alpha}$	γ_{\wedge}	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	
Port 4 Input enable control register										
		1-1-	6 <	5) 4	3	2	1	0	
P4IE	Bit Symbol	P47IE	P46IE	P45IE	P44IE	P43IE	P42IE	P41IE	P40IE	
(0xFFFF_F04E)	Read/Write	\searrow	$\langle \langle \langle \rangle \rangle$		R/	/W	•			
	After reset	0	0	0	0	0	0	0	0	
	Function	Input	Input	Input	Input	Input	Input	Input	Input	
	\sim	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	
~ (\bigcirc	1:enabled	1:enabled	1:enabled	1:enabled	1:enabled	1:enabled	1:enabled	1:enabled	

Port 4 register

7.6 Port 5 (P50~P57)

The port 5 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register P5FC1 and the control register P5CR. A reset allows all bits of the output latch P5 to be set to "1," all bits of P5CR and P5FC1 to be cleared to "0," and the port 5 to be put in output disable mode.

The port 5 also functions as an address bus (A0 through A7). To access external memory, P5CR and P5FC1 must be provisioned to allow the port 5 to function as an address bus.




Fig. 7.11 Port 5 (P50~P57)

				Port	5 register						
		7	6	5	4	3	2	1	0		
P5	Bit Symbol	P57	P56	P55	P54	P53	_ P52	P51	P50		
(0xFFFF_F050)	Read/Write				R/	/W					
	After reset			Input mod	e (output lato	ch register is	set to "1.")				
			Por	t 5 control	register	(
		7	6	5	4	3	(2)	1	0		
P5CR	Bit Symbol	P57C	P56C	P55C	P54C	P53C	P52C	P51C	P50C		
(0xFFFF_F051)	Read/Write				R/	w (7(
	After reset	0	0	0	0	0	0	0	0		
	Function			0: o	utput disable	1: output er	nable				
			Port	5 function	register 1						
		7	6	5	4	3	2	(1)	0		
P5FC1	Bit Symbol	P57F1	P56F1	P55F1	P54F1	P53F1	P52F1	P51F1	P50F1		
(0xFFFF_F052)	Read/Write			20	R	/W	$(\bigcirc$	~			
	After reset	0	0	0	0	0		0	0		
	Function			0: POR	T 1: external	bus setting	(A0~A7)				
Function 0: PORT 1: external bus setting (A0-A7) Port 5 input enable control register											
			Port 5 inp	ut enable o	control reg	ister	\mathcal{D}				
		7	Port 5 inp	ut enable o	control reg	ister 3	2	1	0		
P5IE	Bit Symbol	1					2 P52IE	1 P51IE	0 P50IE		
P5IE (0xFFFF_F05E)	Bit Symbol Read/Write	7	6	5	4 P54IE	3)					
		7	6	5	4 P54IE	3 R53/E					
	Read/Write	7 P57IE 0 Input	6 P56IE	5 P55IE	4 P54IE R/	3 P53IE W	P52IE	P51IE	P50IE		
	Read/Write After reset	7 P57IE 0 Input 0: disabled	6 P56IE 0 Input 0: disabled	5 P55IE 0 Input 0: disabled	4 P54IE R/ 0 Input 0: disabled	3 R53IE W 0 Input 0: disabled	P52IE 0	P51IE 0 Input 0: disabled	P50IE 0 Input 0: disabled		
	Read/Write After reset	7 P57IE 0 Input	6 P56IE 0 Input	5 P55IE 0 Input	4 P54IE R/ 0 Input	3 P531E W 0 Input	P52IE 0 Input	P51IE 0 Input	P50IE 0 Input		

7.7 Port 6 (P60~P67)

The port 6 is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register P6FC1 and the control register P6CR. A reset allows all bits of the output latch P6 to be set to "1," all bits of P6CR and P6FC1 to be cleared to "0," and the port 6 to be put in output disable mode.

The port 6 also functions as an address bus (A8 through A15). To access external memory, P6CR and P6FC1 through P6FC4 must be provisioned to allow the port 6 to function as an address bus.




Fig. 7.12 Port 6 (P60~P67)

				Port	6 register				
	/	7	6	5	4	3	2	1	0
P6	Bit Symbol	P67	P66	P65	P64	P63	P62	P61	P60
(0xFFFF_F060)	Read/Write					/W			
· _ /	After reset			Input mod	e (output lato	ch register is	set to "1.")		
			Dor	t 6 control	rogiotor				
			1	1	<u> </u>		$\overline{\partial}$		_
		7	6	5	4	3	(2)	1	0
P6CR	Bit Symbol	P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
(0xFFFF_F061)	Read/Write		1	1	R/	w () >	1	
	After reset	0	0	0	0	0	0	0	0
	Function			0: 0	utput disable	1: output en	able		
			Port	6 function	register 1			$\left\{ \left \right\rangle \right\}$	
	\sim	7	6	5	4	3	2		0
P6FC1	Bit Symbol	P67F1	P66F1	P65F1	P64E1	P63F1	P62F1	P61F1	P60F1
(0xFFFF_F062)	Read/Write					/W			
(0,	After reset	0	0	0		0		0	0
	Function			0: PORT	T1: external	bus setting (-	
		7	Port 6 inp	ut enable o	control reg	ister 3	2	1	0
								1	
	Bit Symbol	P67IE	P66LE	P65IE	P64IE	P63IE	P62IE	P61IE	P60IE
(0xFFFF_F06E)	Read/Write	-	(0		/W			0
	After reset	0	0	0	0	0	0	0	0
	Function	Input 0:disabled	Input 0:disabled	Input 0:disabled	Input 0:disabled	Input 0:disabled	Input 0:disabled	Input 0:disabled	Input 0:disabled
		1: enabled			1: enabled	1: enabled	1: enabled	1: enabled	1: enabled

7.8 Port 7 (P70~P77)

The port 7 is an 8-bit, analog input port for the A/D converter. Although the port 7 is an input port during a reset, any inputs are disabled.

Set the corresponding input enable control register when you use the port 7 as an input port.

Set the register to be input disabled when you use it as an AD function port.




Fig. 7.13 Port 7 (P70~P77)

				Port 7 reg	ister				
		7	6	5	4	3	2	1	0
P7	Bit Symbol	P77	P76	P75	P74	P73	P72	P71	P70
(0xFFFF_F070)	Read/Write				F	R	$\langle \rangle$		
	After reset				Pin condition	can be read			
			Port 7 Inp	ut enable o	control reg	ister		\mathbf{r}	
		7	6	5	4	3	(/2)	1	0
P7IE	Bit Symbol	P77IE	P76IE	P75IE	P74IE	P73IE	P721E	P71IE	P70IE
(0xFFFF_F07E)	Read/Write				R/	/w (\sim		
	After reset	0	0	0	0	0	0	0	0
	Function	Input 0:disabled							
		1:enabled							
							5		

7.9 Port 8 (P80~P87)

The port 8 is an 8-bit, analog input port for the A/D converter.

Although the port 8 is an input port during a reset, any inputs are disabled. Set the corresponding input enable control register when you use the port 8 as an input port.




Fig. 7.14 Port 8 (P80~P87)

				Port 8 reg	ister				
		7	6	5	4	3	2	1	0
P8	Bit Symbol	P87	P86	P85	P84	P83	P82	P81	P80
(0xFFFF_F080)	Read/Write					R	\frown		
	After reset				Pin condition	i can be read			
			Port 8 Inp	ut enable o	control reg	ister		\mathbf{r}	
		7	6	5	4	3 ((/2)	1	0
P8IE	Bit Symbol	P87IE	P86IE	P85IE	P84IE	P83IE	P82IE82	P81IE	P80IE
(0xFFFF_F08E)	Read/Write				R	/w (\sim		
	After reset	0	0	0	0	0	0	0	0
	Function	Input	Input	Input	Input	Input	Input	Input	Input
		0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled
							5		

7.10 Port 9 (P90~P97)

The port 9 is an 8-bit, analog input port for the A/D converter.

Although the port 9 is an input port during a reset, any inputs are disabled. Set the corresponding input enable control register when you use the port 9 as an input port.




Fig. 7.15 Port 9 (P90~P97)

	Port 9 register									
		7	6	5	4	3	2	1	0	
P9	Bit Symbol	P97	P96	P95	P94	P93	P92	P91	P90	
(0xFFFF_F090)	Read/Write				I	R	$\langle \rangle$			
	After reset				Pin condition	can be read	I			
			Port 9 Inp	ut enable o	control reg	ister				
		7	6	5	4	3 ((//2)	1	0	
P9IE	Bit Symbol	P97IE	P96IE	P95IE	P94IE	P93IE	P921E	P91IE	P90IE	
(0xFFFF_F09E)	Read/Write		i	i		/w ((\sim	i		
	After reset	0	0	0	0	0	0	0	0	
	Function	Input	Input	Input	Input	Input	Input	Input	Input	
		0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	
))	06	76		
								401		
				G	1 ($>$		R	\rightarrow		
				4((\bigcirc)			
						6	$\sum U$			
				$\square(\square)$	>		$\langle \uparrow \rangle$			
			~	(\land)		\sim	9			
				$\langle \rangle \sim$						
			C	$\langle \rangle \rangle$						
))		\bigvee				
			R)	\wedge	\sim				
			$((\leq))$							
		\frown			$\langle \langle \rangle$,				
		(7)	$\langle \wedge \rangle$	2	$\leq 1/2$					
	6	>> ($<$))	$\overline{\Omega}$	7.					
				$\langle \langle \langle \rangle \rangle$	(\mathbf{x})					
				\langle / \rangle)					
				$ \rightarrow $						
		\sim								
	$\langle \! \! \rangle$)	\wedge	~						
(\frown		21							
$\langle \rangle$	())									
		(\mathcal{N}							
		$\langle \langle \rangle \rangle$	\bigcirc							
\sim			\geq							

7.11 Port A (PA0~PA7)

The port A is an 8-bit, analog input port for the A/D converter.

Although the port A is an input port during a reset, any inputs are disabled. Set the corresponding input enable control register when you use the port A as an input port.




Fig. 7.16 Port A (PA8~PA15)

				Port A reg	ister				
		7	6	5	4	3	2	1	0
PA	Bit Symbol	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
(0xFFFF_F0A0)	Read/Write					R	\frown		
	After reset				Pin condition	i can be read			
			Port A Inp	ut enable o	control reg	ister	\bigcirc		
		7	6	5	4	3 ((/2)	1	0
PAIE	Bit Symbol	PA7IE	PA6IE	PA5IE	PA4IE	PA3IE	PA2IE	PA1IE	PA0IE
(0xFFFF_F0AE)	Read/Write				R	/w (
	After reset	0	0	0	0	0	0	0	0
	Function	Input	Input	Input	Input	Input	Input	Input	Input
		0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled
							5		

7.12 Port B (PB0~PB7)

Port B is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register PBFC1 and the control register PBCR. A reset allows all bits of the output latch PB to be set to "0," all bits of PBCR and PBFC1 to be cleared to "0," and the port B to be put in output disable mode.




Fig. 7.17 Port B (PB0~PB7)

				Port B reg	ister						
		7	6	5	4	3	2	1	0		
PB	Bit Symbol	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0		
(0xFFFF_F0B0)	Read/Write				R	/W					
	After reset			Input mod	Input mode (output latch register is set to "1.")						
			Por	t B control	register		$\langle \rangle$	$\overline{\gamma}$			
		7	6	5	4	3	2	1	0		
PBCR	Bit Symbol	PB7C	PB6C	PB5C	PB4C	PB3C	PB2C	PB1C	PB0C		
(0xFFFF_F0B1)	Read/Write					\sim	\bigcirc	1			
	After reset	0	0	0	0	(0	0	0	0		
	Function			0: o	utput disable	1: output en	able				
			Port I	B function	register 1		Ĺ		>		
		7	6	5	4)) 3	⊘ 2((0		
PBFC1	Bit Symbol	PB7F1	PB6F1	PB5F1	RB4F1	PB3F1	PB2F1	PB1F1	PB0F1		
(0xFFFF_F0B2)	Read/Write				R	/W	R	5			
	After reset	0	0	0.4(0	0	0	0	0		
	Function	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT	0:PORT		
		1:TBBIN1	1:TBBIN0	1:TBAIN1	1:TBAIN0	1:TB9IN1	1:TB9IN0	1:TB8IN1	1: TB8IN0		
			~	(\land))				
		-	Port B Inp	ut enable o	control reg	lister					
		7	Port B Inp 6	ut enable o 5	control reg	jister 3	2	1	0		
PBIE	Bit Symbol						2 PB2IE	1 PB1IE	0 PB0IE		
PBIE (0xFFFF_F0BE)	Bit Symbol Read/Write	7	6	5	4 PB4IE	3					
		7	6	5	4 PB4IE	3 PB3IE					
	Read/Write	7 PB7IE	6 PB6IE	5 PB5IE	4 PB4IE R	3 PB3IE W	PB2IE	PB1IE	PB0IE		
	Read/Write After reset	7 PB7IE 0 Input 0: disabled	6 PB6IE 0 Input 0; disabled	5 PB5IE 0 Input 0: disabled	4 PB4IE R/ 0 Input 0: disabled	3 PB3IE W 0 Input 0: disabled	PB2IE 0 Input 0: disabled	PB1IE 0 Input 0: disabled	PB0IE 0 Input 0: disabled		
	Read/Write After reset	7 PB7IE 0 Input	6 PB6IE 0	5 PB5IE 0 Input	4 PB4IE R/ 0 Input	3 PB3IE W 0 Input	PB2IE 0 Input	PB1IE 0 Input	PB0IE 0 Input		

7.13 Port C (PC0~PC7)

Port C is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register PCFC and the control register PCCR. A reset allows all bits of the output latch PC, PCCR and PCFC1 to be cleared to "0," and the port C to be put in output disable mode.




Fig. 7.18 Port C (PC0~PC7)

Port C register										
		7	6	5	4	3	2	1	0	
PC	Bit Symbol	PC7	PC6	PC5	PC4	PC3	PC2	PC1	PC0	
(0xFFFF_F0C0)	Read/Write				R	/W	~			
	After reset			Input mod	e (output late	ch register is	set to "1.")			
			Por	t C control	register			7		
		7	6	5	4	3	2	1	0	
PCCR	Bit Symbol	PC7C	PC6C	PC5C	PC4C	PG3C	PC2C	PC1C	PC0C	
(0xFFFF_F0C1)	Read/Write				R	/w >				
	After reset	0	0	0	0	0	0	0	0	
	Function			0: o	utput disable	1: output en	able			
			Port (C function	register 1		(>	
		7	6	5	4) 3	∧ 2 (C		0	
PCFC1	Bit Symbol	PC7F1	PC6F1	PC5F1	PC4F1	PC3F1	PC2F1	PC1F1	PC0F1	
(0xFFFF_F0C2)	Read/Write	10/11	10011	10011		/W			10011	
(After reset	0	0	0	Q	0	$(\bigcirc$	0	0	
	Function	0:PORT								
		1:TBFIN1	1:TBFIN0	1:TBEIN1	1:TBEIN0	1:TBDIN1	1:TBDIN0	1:TBCIN1	1: TBCIN0	
		1		ut enable o			9	1		
		7	6	5	4	3	2	1	0	
PCIE	Bit Symbol	PC7IE	PC6IE	PC5IE	PC4IE	PC3IE	PC2IE	PC1IE	PC0IE	
(0xFFFF_F0CE)	Read/Write		$(C \land$	<u> </u>		/W	i .	i _		
	After reset	0	0	0	0	0	0	0	0	
	Function	Input								
		0: disabled 1: enabled								
					\mathcal{Y}					

7.14 Port D (PD0~PD7)

Port D is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register PDFC1 and the control register PDCR. A reset allows all bits of the output latch PD to be set to "0," all bits of PDCR and PCFC1 to be cleared to "0," and the port D to be put in output disable mode.

Besides the input/output port function, the port D performs other functions: PD0 through PD5 input a 16-bit timer and PD6 and PD7 output a 16-bit timer.





Fig. 7.19 Port D (PD0~PD5)



				Port D reg	ister				
		7	6	5	4	3	2	1	0
PD	Bit Symbol	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
(0xFFFF_F0D0)	Read/Write				R/	Ŵ			
	After reset			Input mod	e (output lato	ch register is	set to "1.")		
			Por	t D control	register				
		7	6	5	4	3	2	1	0
PDCR	Bit Symbol	PD7C	PD6C	PD5C	PD4C	PD3C	PD2C	PD1C	PD0C
(0xFFFF_F0D1)	Read/Write				R/	w >			•
	After reset	0	0	0	0	0	0	0	0
	Function			0: o	utput disable	1: output en	able		
			Dort) function	register		0		>
	<u> </u>			D function					
		7	6	5	4)) 3	⊘ 2 (25	0
PDFC1	Bit Symbol	PD7F1	PD6F1	PD5F1	PD4F1	PD3F1	PD2F1	PD1F1	PD0F1
(0xFFFF_F0D2)	Read/Write			- C		W .	\mathbb{C}		
	After reset	0	0	0/(0,	0	\mathcal{S}	0	0
	Function	0:PORT 1:TB15OUT	0:PORT 1:TB14OUT	0:PORT 1:TB12IN1	0:PORT	0:PORT	0:PORT		0:PORT
		1.1210001	1.1014001		1:TB12IN0	1:TB111N1	1:TB11IN0	1:TB10IN1	1: TB10IN0
			~	ut enable o		$\mathbb{Y}_{\mathbb{Z}}$	2	1	0
PDIE	Bit Symbol	7	Port D inp	ut enable o	control reg	ister 3	2	1	0
PDIE (0xFFFF_F0DE)	Bit Symbol Read/Write		Port D inp	ut enable o	control reg 4 PD4IE	ister 3 PD3IE	Ŋ	I	
PDIE (0xFFFF_F0DE)	Bit Symbol Read/Write After reset	7	Port D inp	ut enable o	control reg 4 PD4IE	ister 3	2	1	0
	Read/Write	7 PD7IE	Port D inp 6 PD6IE	ut enable o 5 PD5IE	control reg 4 PD4IE R/	ister 3 PD3IE W	2 PD2IE	1 PD1IE	0 PD0IE
	Read/Write After reset	7 PD7IE 0	Port D inp 6 PD6IE 0	ut enable o 5 PD5IE 0	control reg 4 PD4IE R/	ister 3 PD3IE W 0	2 PD2IE 0	1 PD1IE 0	0 PD0IE 0 Input 0: disabled
	Read/Write After reset	7 PD7IE 0 Input	Port D inp 6 PD6IE 0	ut enable o 5 PD5IE 0 Input	Control reg 4 PD4IE R/ 0 Input	ister 3 PD3IE W 0 Input	2 PD2IE 0 Input	1 PD1IE 0 Input	0 PD0IE 0 Input

7.15 Port E (PE0~PE7)

Port E is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register PEFC1 and the control register PECR. A reset allows all bits of the output latch PE, PECR and PEFC1 to be cleared to "0," and the port E to be put in output disable mode.

Besides the input/output port function, the port E performs other functions: PE0 through PE4 output a 16-bit timer, PE5 and PE6 have I2C function and PE5 through PE7 have SIO function.






Fig. 7.21 Port E (PE0~PE4)






				Port E reg	ister				
		7	6	5	4	3	2	1	0
PE	Bit Symbol	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
(0xFFFF_F0E0)	Read/Write				R	W	\sim		
	After reset			Input mod	le (output late	ch register is	set to "1.")		
			Por	t E control	register			7	
		7	6	5	4	3	7/2	1	0
PECR	Bit Symbol	PE7C	PE6C	PE5C	PE4C	PE3C	PE2C	PE1C	PE0C
(0xFFFF_F0E1)	Read/Write		•	•	R/	w	\sim		•
	After reset	0	0	0	0	0	o S	0	0
	Function				0: input	1: output	9		
			Port I	E function	register 1		G		>
		7	6	5	4	3	2(()1	0
PEFC1	Bit Symbol	PE7F1	PE6F1	PE5F1	PE4F1	PE3F1	PE2F1	PE1F1	PE0F1
(0xFFFF_F0E2)	Read/Write				R	/W	\cap		
	After reset	0	0	0	0	0	$\left(\begin{array}{c} 0 \end{array} \right)$	0	0
	Function	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port
		1:SCK0	1:SCL0	1:SDA0	1;TB1AO		1:TB18OU	1:TB17OU	1:TB16OU
		_			UT	TV	_))T	Т	Т
		Po	ort E open	drain (OD) control re	egister		1	
		7	6	5	4	3	2	1	0
PEOD	Bit Symbol		PE6QD	PE5OD					
(0xFFFF_F0EA)	Read/Write			<u>ノ</u>	R	$w \sim$	1	i	
	After reset		0	0					
	Function		0:CMOS	0:CMOS	$\langle \langle \rangle \rangle$				
		(7)	1:0D	1:0D					
	~ 4			(Ω)	trol registe				
	\rightarrow	7	6	5)) 4	3	2	1	0
PESEL	Bit Symbol	PE7SEL	PE6SEL	PE5SEL					
(0xFFFF_F0ED)	Read/Write	0			1	W O	0	l	0
	After reset Function	SIO0	0 SIO0	0 SIO0	0	0	0		0
		0:off	0: off	0: off					
		1:SCK0	1:SI0	1:SO0					
\sim (()								и
		\mathcal{O}	Port E	input cont	rol registe	r			
			6	5	4	3	2	1	0
PEIE	Bit Symbol	PE7IE	PE6IE	PE5IE	PE4IE	PE3IE	PE2IE	PE1IE	PE0IE
(0xFFFF_F0EE)	Read/Write		7			/W			
	After reset	0	0	0	0	0	0	0	0
	Function	Input	Input	Input	Input	Input	Input	Input	Input
		0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled


7.16 Port F (PF0~PF7)

Port F is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the function register PFFCx and the control register PFCR. A reset allows all bits of PF, PFCR and PFFC1 to be cleared to "0," and the port F to be put in output disable mode.

Besides the input/output port function, the port F performs other functions: PF0 through PF2, PF4 through PF6 have a serial communication function (SIO/UART ch0 and ch1).

If the port F is used as UART/SIO function port, select the function with the function register of the corresponding port and set the open drain control register along with the select control register. When the function registers 1 and 2 are set as the port, please do not set any other function.









Fig. 7.26 Port F (PF2,PF6)



				Port F reg	ister				
	/	7	6	5	4	3	2	1	0
PF	Bit Symbol	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
(0xFFFF_F0F0)	Read/Write				R/	W	\sim		
	After reset			Input mod	e (output lato	ch register is	set to "1.")		
			Port	t F control	register			5	
		7	6	5	4	3	2	1	0
PFCR	Bit Symbol	PF7C	PF6C	PF5C	PF4C	PE3C	PF2C	PF1C	PF0C
(0xFFFF_F0F1)	Read/Write				R/	W	\sim		
	After reset	0	0	0	0	0) > o	0	0
	Function				0:Input 1	: Output)		
			Port F	- function	register 1		(7		>
		7	6	5	(4//	3	~ 2(()	0
PFFC1	Bit Symbol		PF6F1	PF5F1	PF4F1	9	PF2F1	PF1F1	PF0F1
(0xFFFF_F0F2)	Read/Write				R	/ W			
	After reset		0	0	0		0	0	0
	Function		0:Port	0:Port	0:Port	(0:Port	0:Port	0:Port
			1:SCLK1	1:RXD1	1:TXD1	$-\left(\overline{a}\right) $	1:SCLK0	1:RXD0	1:TXD0
			Port	function	register 2		9		
		7	6	5	4	3))	2	1	0
PFFC2	Bit Symbol		PF6F2))			PF2F2		
(0xFFFF_F0F3)	Read/Write		\mathbb{R}	/	R /	w Š	T		
	After reset		(0))		\sim		0		
	Function	6	0:Port	~	$\langle \langle \rangle \rangle$		0:Port		
		_ (//	A:CTS 1	~	\rightarrow		1:CTS0		
		P	ort F open	drain (OD) control re	egister			
		7	6	5	4	3	2	1	0
PFOD	Bit Symbol	\sim	PF60D		PF4OD		PF2OD		PF0OD
(0xFFFF_F0FA)	Read/Write			$\langle \rangle$	R/	W	1	-	
	After reset	}	0	\sim	0		0		0
	Function		0:CMOS		0:CMOS		0:CMOS		0:CMOS
\wedge			1: OD		1: OD		1: OD		1: OD
		()	Port F s	select con	trol registe	r			
		\sum	6	5	4	3	2	1	0
PFSEL	Bit Symbol		PF6SEL		PF4SEL		PF2SEL		PF0SEL
(0xFFFF_F0FD)	Read/Write				R/	W			
	After reset	0	0	0	0	0	0		0
	Function		SCLK1		TXD1		SCLK0		TXD0
			0: off		0: off		0: off		0: off
			1:SCLK		1:TXD		1:SCLK		1:TXD

Port F register

			1	input com		1	1		
		7	6	5	4	3	2	1	0
PFIE	Bit Symbol	PF7IE	PF6IE	PF5IE	PF4IE	PF3IE	PF2IE	PF1IE	PF0IE
(0xFFFF_F0FE)	Read/Write		1	1		/W	\frown		
	After reset	0	0	0	0	0	0	0	0
	Function	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled
						~ ()	$(7/\Lambda)$		
							\mathcal{O}		
							\sim		
)/		
					. (\sim	/	\bigcirc	
					4		~	40 /	>
					$\overline{\Omega}$			$\langle \rangle \rangle$	
))	\diamond (C		
					\sim			401	
				G			\mathcal{C}	>	
				4(\rightarrow		()		
					\supset	$\overline{\Box}$	$\gamma_{\wedge} = \gamma_{\wedge}$		
				Δ	>		())		
			<	$\langle \rangle$	\square	$\sim \sim \sim$	2		
				γ		$\geq //$			
				ノ		\checkmark			
			$(\subset \land]$		$\langle \rangle$				
		_	\bigcirc		$\langle \mathcal{A} \rangle$				
		$(\overline{\alpha})$	7	\leq	$ \mathcal{N} $				
	(-	$>$ \vee))	$\overline{\Box}$					
					$\left(\right)$				
				\bigcirc	シ				
		$\langle \rangle$	$\langle \langle \langle \rangle \rangle$						
	$\land \land$	\checkmark							
			~	\searrow					
		/	7)~						
\sim ((\bigcirc)		$\langle \langle \langle \rangle$						
	\bigcirc	~ 6	$\sim \sim$						
		$(\land))						
		\sum							
	2	\sim	>						
\sim			-						


Port F input control register


7.17 Port G (PG0~PG7)

The port G is a general-purpose, 8-bit input/output port. For this port, outputs can be specified in units of bits by using the control register PGCR and the function register PGFCx. A reset allows all bits of the PG, PGCR, PGFC1 and PGFC2 to be cleared to "0," and the port G to be put in output disable mode.

Besides the input/output port function, the port C performs other function: PG0 through PG2 and PG4 through PG6 have a serial communication function (SIO/UART ch2 and ch3).

If the port G is used as UART/SIO function port, select the function with the function register of the corresponding port and set the open drain control register along with the select control register. When the function registers 1 and 2 are set as the port, please do not set any other function.









Fig. 7-30 Port G (PG2,PG6)



Port G register												
		7	6	5	4	3	2	1	0			
PG	Bit Symbol	PG7	PG6	PG5	PG4	PG3	PG2	PG1	PG0			
(0xFFFF_F100)	Read/Write	R/W										
	After reset	Input mode (output latch register is set to "1.")										
	Port G control register											
PGCR (0xFFFF_F101)		7	6	5	4	3	72	1	0			
	Bit Symbol	PG7C	PG6C	PG5C	PG4C	PG3C	PG2C	PG1C	PG0C			
	Read/Write	R/W										
	After reset	0	0	0	0	0	0 4	0	0			
	Function	0: input 1: output										
Port G function register 1												
		7	6	5	(4//	3	2(($)) \downarrow$	0			
PGFC1	Bit Symbol	PG7F1	PG6F1	PG5F1	PG4F1	PG3F1	PG2F1	PG1F1	PG0F1			
(0xFFFF_F102)	Read/Write					/W	\cap					
	After reset	0	0	0	0	0	$\left(\begin{array}{c} 0 \end{array} \right)$	0	0			
	Function	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port			
		1:TBTIN2	1:SCLK3	1:RXD3	1:TXD3	1:TBTIN1	1:SCLK2	1:RXD2	1:TXD2			
Port G function register 2												
PGFC2		7	6	5	4	3))	2	1	0			
	Bit Symbol		PG6F2))			PG2F2					
(0xFFFF_F103)	Read/Write	R/W										
	After reset		(0)		\sim		0					
	Function		0: Port	~	$\langle \langle \rangle$		0: Port					
		_ (7)	1: CTS 3	4	\rightarrow		1: CTS2					
		Pc	ort G open	drain (OD) control re	egister						
		7	6	5	4	3	2	1	0			
PGOD	Bit Symbol	\searrow	PG60D		PG4OD		PG2OD		PGF0OD			
(0xFFFF_F10A)	Read/Write	R/W										
	After reset	>	0	\sim	0		0		0			
	Function	(0:CMOS		0:CMOS		0:CMOS		0:CMOS			
\sim (1: OD		1: OD		1: OD		1: OD			
Port G select control register												
	/	X	6	5	4	3	2	1	0			
PGSEL	Bit Symbol		PG6SEL		PG4SEL		PG2SEL		PG0SEL			
(0xFFFF_F10D)	Read/Write				R/	Ŵ						
	After reset	0	0	0	0	0	0		0			
	Function		SCLK3		TXD3		SCLK2		TXD2			
			0: off		0: off		0: off		0: off			
			1:SCLK		1:TXD		1:SCLK		1:TXD			

		1		input cont		r			
		7	6	5	4	3	2	1	0
PGIE	Bit Symbol	PG7IE	PG7IE	PG5IE	PG4IE	PG3IE	PG2IE	PG1IE	PG0IE
(0xFFFF_F10E)	Read/Write		-			w o	$ \land $		
	After reset Function	0 Input	0 Input	0 Input	0 Input	0 Input	0 Input	0 Nnput	0 Input
		0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled
						\sim (($\mathcal{I} \wedge \overline{\mathcal{I}}$		
						>//			
						$(\bigcirc$	\sim		
						\sim	グ	_	
					~	\sim			
					<	\sim	\wedge	$\leq l >$	7
					$\overline{\Omega}$	\sim		$\gamma >$	
						\mathcal{Y}	0,6	20	
				(\sim	/		901	
				G			C	\geq	
				41	$\langle \rangle$	($\forall \mathcal{O}$		
					\diamond	$\overline{\Omega}$	7		
					> _	\sim \vee))		
			<	$\sqrt{2}$	11	\sim			
			\bigcap	$\langle \rangle$	\sim				
))		\searrow			
			C .	シ	\wedge	\checkmark			
			(()						
		\frown	\sim	-	$\langle \langle \rangle$				
		_ (7/	$\langle \uparrow \rangle$	\leq					
	$\int \int f$	NK	ノ	$\overline{(n)}$	γ_{\wedge}				
		1	. <	$\sum W$))				
		14		\geq	/				
		\searrow	$\langle \langle \rangle$						
	$\langle \rangle$			$\langle \rangle$					
		7	\land	\checkmark					
/	\bigcirc	/	$\mathcal{A}($						
$\langle \langle \rangle$	())	/	_//_						
	\sim	$\mathcal{O}(\mathcal{O})$	$\mathcal{N}_{\mathcal{A}}$						
		$\langle \langle \rangle \rangle$	\subseteq						
			_						
\searrow			>						

Port G input control register

7.18 Port H (PH0~PH7)

The port H is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PHCR and the function register PHFCx. A reset allows all bits of the PH to be set to "1," all bits of PHCR, PHFC1 and PHFC2 to be cleared to "0," and the port H to be put in output disable mode.

Besides the input/output port function, the port H performs other functions: PH0 through PH2 and PH4 through PH6 have a serial communication function (SIO/UART ch4 and ch5). PH3 and PH7 input external interrupt (INT9 and INTA).

If the port H is used as UART/SIO function port, select the function with the function register of the corresponding port and set the open drain control register along with the select control register. When the function registers 1 and 2 are set as the port, please do not set any other function.





Fig. 7.32 Port H (PH0,PH4)






Fig. 7.34 Port H (PH2,PH6)

	Port H register										
	/	7	6	5	4	3	2	1	0		
PH	Bit Symbol	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0		
(0xFFFF_F110)	Read/Write				R/	W					
	After reset			Input mod	e (output lato	ch register is	set to "1.")				
			Port	H control	register			7			
		7	6	5	4	3	2	1	0		
PHCR	Bit Symbol	PH7C	PH6C	PH5C	PH4C	PH3C	PH2C	PH1C	PH0C		
(0xFFFF_F111)	Read/Write				R/	W	\bigcirc				
	After reset	0	0	0	0	0) > o	0	0		
	Function				0: input	1: output)				
Port H function register 1											
		7	6	5	4//	3	~ 2(0		
PHFC1	Bit Symbol	PH7F1	PH6F1	PH5F1	PH4F1	PH3F1	PH2F1	PH1F1	PH0F1		
(0xFFFF_F112)	Read/Write	111/11		THOT	R				111011		
(***********************	After reset	0	0	0	0	0	0	0	0		
	Function	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port		
		1:INTA	1:SCLK5	1:RXD5	1:TXD5	1:INT9	1:SCLK4	1:RXD4	1:TXD4		
Port H function register 2											
		7	6	5	4	3))	2	1	0		
PHFC2	Bit Symbol		PH6F2				PH2F2				
(0xFFFF_F113)	Read/Write		\mathbb{R}		R /	w 🗸	1	r			
	After reset		(0)		\sim		0				
	Function	6	0:Port	~	$\langle \langle \rangle$		0:Port				
		_ ((//	A:CTS 5	4	\rightarrow		1:CTS4				
		P	ort H open	drain (OD) control re	egister					
		7	6	5	4	3	2	1	0		
PHOD	Bit Symbol	\searrow	PH6QD		PH4OD		PH2OD		PH0OD		
(0xFFFF_F11A)	Read/Write				R/	W					
	After reset	>	0	\sim	0		0		0		
	Function	r	0:CMOS		0:CMOS		0:CMOS		0:CMOS		
\sim (1: QD		1: OD		1: OD		1: OD		
		()	Port H	select con	trol registe	er					
		X	6	5	4	3	2	1	0		
PHSEL	Bit Symbol		PH6SEL		PH4SEL		PH2SEL		PH0SEL0		
(0xFFFF_F11D)	Read/Write				R/	Ŵ					
	After reset	0	0	0	0	0	0		0		
	Function		SCLK5		TXD5		SCLK4		TXD4		
			0: off		0: off		0: off		0: off		
			1:SCLK		1:TXD		1:SCLK		1:TXD		

		-		input com	-		-		
		7	6	5	4	3	2	1	0
PHIE	Bit Symbol	PH7IE	PH6IE	PG5IE	PH4IE	PH3IE	PH2IE	PH1IE	PHOIE
(0xFFFF_F11E)	Read/Write					/W	\sim		
	After reset	0	0	0	0	0	0	0	0
	Function	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled
						~ (($7/\Lambda$		
							(\bigcirc)		
							\sim		
) ₇ 7		
					(\sim			
					4	$\langle \rangle$		$\langle \rangle \rangle$	>
							Si		
					(7/		(C)	
						ノ		(リヘ)	
				$\mathcal{A}($	\swarrow		(C)	\checkmark	
					\sim	\sim	\mathcal{I}		
					\searrow	(7)			
				()		\sim	フノ		
			<	$\langle \ \rangle$					
			\bigcap	$\langle \rangle$					
))		\searrow			
			\mathcal{C}	シ	\wedge	\checkmark			
			(())						
			\mathbf{i}	-	$\langle \langle \langle \rangle \rangle$				
		_ (7/	$\langle \uparrow \rangle$	\leq					
	$\int \int dr$	N (K	ノ	$\overline{\Omega}$					
		1		$\langle V \rangle$))				
		1/		$\backslash/_{\sub}$	2				
			$\langle \langle \langle \langle \rangle \rangle$						
	$ \land \land$	\checkmark							
		\ \	~	\searrow					
		/	\sim						
\sim (()		$\langle \langle \langle \rangle$						
	\bigcirc	~ 6	$\sim \sim$						
		$(\land \parallel)$							
	,	\sim	>						
\sim			~						


Port H input control register

7.19 Port I (PI0~PI7)

The port I is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PICR and the function register PIFCx. A reset allows all bits of the PI to be set to "1," all bits of PICR, PIFC1 and PIFC2 to be cleared to "0," and the port I to be put in output disable mode.

Besides the input/output port function, the port I performs other functions: PI0 through PI2 and PI4 through PI6 have a serial communication function (SIO/UART ch6 and ch7). PI3 input external interrupt (INTB).

If the port I is used as UART/SIO function port, select the function with the function register of the corresponding port and set the open drain control register along with the select control register. When the function registers 1 and 2 are set as the port, please do not set any other function.






Fig. 7.36 Port I (PI1,PI5,PI3)





Fig. 7.37 Port I (PI2,PI6)



	Port I register										
	/	7	6	5	4	3	2	1	0		
PI	Bit Symbol	PI7	Pl6	PI5	PI4	PI3	Pl2	PI1	PI0		
(0xFFFF_F120)	Read/Write				R/	/W					
	After reset			Input mod	e (output lato	ch register is	set to "1.")				
			Por	t I control	register			7			
		7	6	5	4	3	2	1	0		
PICR	Bit Symbol	PI7C	RI3C	PI2C	PI1C	PI0C					
(0xFFFF_F121)	Read/Write				R/	W					
	After reset	0	0	0	0	0) > o	0	0		
	Function				0: input	1: output)				
Port I function register 1											
		7	6	5	4	3	~ 2(()	0		
PIFC1	Bit Symbol	PI7F1	PI6F1	PI5F1	PI4F1	PI3F1	PI2F1	PI1F1	PI0F1		
(0xFFFF_F122)	Read/Write					/ W					
	After reset	0	0	0	0	0	$\left(\begin{array}{c} 0 \end{array} \right)$	0	0		
	Function		0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0: Port		
			1:SCLK7	1:RXD7	1:TXD7	1:INTB	1:SCLK6	1:RXD6	1:TXD6		
Port I function register 2											
		7	6	5	4	3))	2	1	0		
PIFC2	Bit Symbol		PI6F2))		\bigtriangledown	PI2F2				
(0xFFFF_F123)	Read/Write		\overline{C}		R ∕	/w ~	T	1			
	After reset		(0)		\sim		0				
	Function	6	0: Port	~	$\langle \langle \rangle \rangle$		0:Port				
			A:CTS 7	~	\rightarrow		1:CTS6				
		P	ort I open	drain (OD)	control re	egister					
		7	6	5	4	3	2	1	0		
PIOD	Bit Symbol	\searrow	PIGOD		PI4OD		PI2OD		PI0OD		
(0xFFFF_F12A)	Read/Write				R/	W					
	After reset	>	_0	\sim	0		0		0		
	Function	<i>r</i>	0:CMOS		0:CMOS		0:CMOS		0:CMOS		
\sim (1: QD		1: OD		1: OD		1: OD		
		()	Port I s	select cont	rol registe	r					
		$\overline{\mathbf{x}}$	6	5	4	3	2	1	0		
PISEL	Bit Symbol		PI6SEL		PI4SEL		PI2SEL		PI0SEL		
(0xFFFF_F12D)	Read/Write				R/	Ŵ	-				
	After reset	0	0	0	0	0	0		0		
	Function		SCLK7		TXD7		SCLK6		TXD6		
			0: off		0:off		0:off		0: off		
			1:SCLK	I	1:TXD		1:SCLK		1:TXD		

	-		FUILI	input conti	or register				
		7	6	5	4	3	2	1	0
PIIE	Bit Symbol	PI7IE	PI6IE	PI5IE	PI4IE	PI3IE	PI2IE	PI1IE	PI0IE
(0xFFFF_F12E)	Read/Write					/W			
	After reset	0	0	0	0	0	0	0	0
	Function	Input	Input	Input	Input	Input	Input	Input	Input
		0: disabled 1: enabled	0: disabled 1: enabled	0: disabled 1: enabled	0: disabled 1: enabled	0: disabled 1: enabled	0: disabled 1: enabled	0: disabled 1: enabled	0: disabled 1: enabled
				onabioa					onabiod
						$\langle \langle \rangle$	(\bigcirc)		
							\sim		
							7(
					(\sim			
					4	$\langle \rangle$		$\langle \rangle \rangle$	>
							<u>S</u>		
					((//	$\left(\right)$	(C		
)		$\langle n \rangle$	
					$\langle \rangle$		\square		
				20			(\bigcirc)	~	
					Ň		2		
				\square	\geq	(\bigcirc)	$\langle \uparrow \rangle$		
						\sim	9		
				\swarrow					
			$(\subset$	$\mathcal{I}_{\mathcal{I}}$					
				\mathcal{I}					
			\mathbb{C}		\land	\checkmark			
			(())		\sim				
		$\overline{\Box}$		~	$\langle l \rangle$				
	_	$\sim (//$	(5)		$\langle \rangle$				
	11	$\mathcal{D} \sim$	シ	. (7/	$\langle \uparrow \rangle$				
				> > / <	ノ				
		\searrow	\sim						
	~ 2			$\langle \rangle$					
	$\langle \! \! \! \! \! \rangle \rangle$)	\wedge	\sim					
/	\frown		21						
$\langle \rangle$	())								
	$\overline{}$	()	γ						
	\geq	$\langle \langle \rangle \rangle$	\bigcirc						
			_						
\sim	,		>						


Port I input control register

7.20 Port J (PJ0~PJ7)

The port J is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PJCR and the function register PJFCx. A reset allows all bits of the PJ, PJCR, PJFC1 and PJFC2 to be cleared to "0," and the port J to be put in output disable mode.

Besides the input/output port function, the port J performs other functions: PJ0 through PJ2 and PJ5 through PJ7 have a serial bus I/F function (SBI2). PJ3 and PJ4 input 32-bit timer capture trigger (TC0IN and TC1IN).

If the port J is used as a port UART/SIO function or serial bus I/F function, select the function with the function register of the corresponding port and set the open drain control register along with the select control register. When the function registers 1 and 2 are set as the port, please do not set any other function.






Fig. 7.40 Port J (PJ1,PJ3,PJ4)






Fig. 7.41 Port J (PJ2)





				Port J regi	ster					
	/	7	6	5	4	3	2	1	0	
PJ	Bit Symbol	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0	
(0xFFFF_F130)	Read/Write				R/	/W	\sim			
	After reset			Input mod	e (output lato	ch register is	set to "1.")			
			Por	t J control	register			7		
		7	6	5	4	3	7/2	1	0	
PJCR	Bit Symbol	PJ7C	PJ6C	PJ5C	PJ4C	PJ3C	PJ2C	PJ1C	PJ0C	
(0xFFFF_F131)	Read/Write		•		R/	w	\sim	•		
	After reset	0	0	0	0	0	DP 0	0	0	
	Function				0: input	1: output	<i>J</i>	_		
Port J function register 1										
		7	6	5	(4//	3	△ 2(())1	0	
PJFC1	Bit Symbol	PJ7F1	PJ6F1	PJ5F1	PJ4F1	PJ3F1	PJ2F1	PJ1F1	PJ0F1	
(0xFFFF_F132)	Read/Write				R	/W				
	After reset	0	0	0	0	0		0	0	
	Function	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	
		1:SCK1	1:SI1	1:SQ1	1.TC1IN	1:TCOIN	1:SCLK8	1:RXD8	1:TXD8	
		7	Port	function	register 2 4	3	2	1	0	
PJFC2	Bit Symbol	-	(PJ2F2		-	
(0xFFFF_F133)	Read/Write			9	A P/	/ W	FJZFZ			
(0XFFFF_F133)	After reset		$(\land \land)$			VV	0			
	Function		\bigcirc		(\mathcal{A})		0:Port			
		$\overline{\alpha}$	7~	4	\square		1:CTS8			
				drain (OD)		-				
		7	6	5	4	3	2	1	0	
PJOD	Bit Symbol	\sim	PJ6OD	PJ50D			PJ2OD		PJ0OD	
(0xFFFF_F13A)	Read/Write				R/	/W	Γ	[
	After reset		0	0			0		0	
	Function		0:CMOS	0:CMOS			0:CMOS		0:CMOS	
\sim	()		1:0D	1:OD			1:OD		1:OD	
		()	Port J	select cont	rol registe	r				
		X	6	5	4	3	2	1	0	
PJSEL	Bit Symbol	PJ7SEL	PJ6SEL	PJ5SEL	PJ4SEL		PJ2SEL		PJ0SEL	
(0xFFFF_F13D)	Read/Write				R/	W				
	After reset	0	0	0	0	0	0		0	
	Function	SIO1	SIO1	SIO1			SCLK6		TXD6	
		0: off	0: off	0: off			0: off		0: off	
		1:SCK1	1:SI1	1:SO1			1:SCLK		1:TXD	

	<	T		input cont					
		7	6	5	4	3	2	1	0
PJIE	Bit Symbol	PJ7EI	PJ6EI	PJ5EI	PJ4EI	PJ3EI	PJ2EI	PJ1EI	PJ0EI
(0xFFFF_F13E)	Read/Write		ſ	ſ		/W			
	After reset	0	0	0	0	0	0	0	0
	Function	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled
						~ ((7/6		
						$\sim $ ((\bigcirc)		
						$\langle \rangle$	\sim		
							7(
					(\sim	/	\bigcirc	
					4	$\langle \rangle$		$\langle \rangle \rangle$	>
							Sa		
					((//	5)	\diamond (C	$)) \sim$	
						/		$\langle () \rangle$	
					$\langle \rangle \rangle$		R	\mathbf{x}	
				2		((\mathcal{A})	Ŧ	
						($\sum_{i=1}^{n}$		
				\square	$\overline{}$	(\bigcirc)	$\langle \uparrow \rangle$		
			~			\sim	シ		
			_	\searrow					
			6	$\mathcal{I}_{\mathcal{A}}$					
))		\checkmark			
			\mathcal{C}	/	\land	~			
			(())		\sim				
		$\overline{\Box}$		~	$\left \left \left \right\rangle \right\rangle$				
	_	_ ((//	())		$\langle \rangle$				
	11	$)) \sim$	シ	(7)	$\langle \rangle$				
	$\langle \langle \rangle$	//	, <	> > / <	ノ				
		\searrow	/7						
	~ 2			$\langle \rangle$					
	$\langle \rangle \rangle$	>	\land	\sim					
/	\frown	-	21						
$\langle \rangle$	(())								
	\sim	\bigcirc (($\mathcal{N}_{\mathcal{A}}$						
		$\langle \langle \rangle \rangle$	\subseteq						
\sim			\geq						

Port J input control register

7.7 Port K (PK0~PK7)

The port K is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PKCR and the function register PKFCx. A reset allows all bits of the PK, PKCR and PKFC1 to be set to "0," and the port K to be put in output disable mode.

Besides the input/output port function, the port K has Key on wake-up function (KEY0 through KEY7).




Fig. 7.44 Port K (PK0~PK7)


				Port K reg	ister						
		7	6	5	4	3	2	1	0		
PK	Bit Symbol	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0		
(0xFFFF_F140)	Read/Write				R	/W					
	After reset			Input mod	e (output late	ch register is	set to "1.")				
			Por	t K control	register		$\langle \rangle$	$\overline{\mathbf{Y}}$			
		7	6	5	4	3	2	1	0		
PKCR	Bit Symbol	PK7C	PK6C	PK5C	PK4C	ФКЗС \	PK2C	PK1C	PK0C		
(0xFFFF_F141)	Read/Write				R	/w					
	After reset	0	0	0	0	0	0	0	0		
	Function			0: o	utput disable	e 1: output er	nable				
Port K function register 1											
		7	6	5	47/	S	2		0		
PKFC1	Bit Symbol	PK7F1	PK6F1	PK5F1	PK4F1	PK3F1	PK2F1	PK1F1	PK0F1		
(0xFFFF_F142)	Read/Write		R/W								
	After reset	0	0	0	$\langle 0 \rangle$	0		0	0		
	Function	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port		
		1:KEY7	1:KEY6	1:KEY5	1:KEY4	1:KEY3	1:KEY2	1:KEY1	1:KEY0		
			Port K F	Pull-up cor	trol regist	er	5)				
	/	7	6	5	4	3	2	1	0		
PKPUP	Bit Symbol	PK7UP	PK6UP	PK5UP	PK4UP	PK3UP	PK2UP	PK1UP	PK0UP		
(0xFFFF_F14B)	Read/Write))	R	M	,	•			
	After reset	0		0	_0	0	0	0	0		
	Function	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up		
		0: off	0: off	0: off	0: off	0: off	0: off	0: off	0: off		
		1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up		
			Port K	Input cont	rol registe	r					
		7	6	5	4	3	2	1	0		
PKIE	Bit Symbol	PK7EI	PK6EI	PK5EI	PK4EI	PK3EI	PK2EI	PK1EI	PK0EI		
(0xFFFF_F14E)	Read/Write	~			R	/W		•			
	After reset	0	0	0	0	0	0	0	0		
	Function	Input	Input	Input	Input	Input	Input	Input	Input		
		0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled		
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled		
			\rightarrow								


7.22 Port L (PL0~PL7)


The port L is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PLCR and the function register PLFCx. A reset allows all bits of the PL, PLCR, PLFC1 and PLFC2 to be cleared to "0," and the port L to be put in output disable mode.

Besides the input/output port function, the port L performs other functions: PL0 and PL1 input 32-bit timer capture trigger. PL3 and PL7 output 32-bit timer compare match. PL4 through PL6 have UART/SION function.


If the port L is used as a port UART/SIO function, select the function with the function register of the corresponding port and set the open drain control register along with the select control register. When the function registers 1 and 2 are set as the port, please do not set any other function.








STOP/RESET





Port L register												
	/	7	6	5	4	3	2	1	0			
PL	Bit Symbol	PL7	PL6	PL5	PL4	PL3	PL2	PL1	PL0			
(0xFFFF_F150)	Read/Write				R	/W						
	After reset			Input mod	e (output late	ch register is	set to "1.")					
			Por	t L control	register			7				
		7	6	5	4	3 (72	1	0			
PLCR	Bit Symbol	PL7C	PL6C	PL5C	PL4C	PL3C	PL2C	PL1C	PL0C			
(0xFFFF_F151)	Read/Write					w						
	After reset	0	0	0	0	0	DP 0	0	0			
	Function				0: input	1: output	<i>J</i>					
	Port L function register 1											
		7	6	5	4.//	3	~ 2(0			
PLFC1	Bit Symbol	PL7F1	PL6F1	PL5F1	PL4F1	PL3F1	PL2F1	PL1F1	PL0F1			
(0xFFFF_F152)	Read/Write		1 201 1	1 201 1		/ W			1 201 1			
· _ /	After reset	0	0	0	0	0	0	0	0			
	Function	0:Port	0:Port	0:Port	0:Port	0:Port		0:Port	0:Port			
		1:TCOUT	1:SCLK9	1:RXD9	1:TXD9	1:TCOUT	$\overline{2}$	1:TC5IN	1:TC4IN			
		7				6))					
			Port	L function	register 2							
		7	6)) 5	4	3	2	1	0			
PLFC2	Bit Symbol		PL6F2		_	\sim						
(0xFFFF_F153)	Read/Write		$\left(\begin{array}{c} \\ \end{array} \right)$	· · · · · ·	R	/ W	i	i				
	After reset		0		$\langle \beta \rangle$							
	Function	_ (7/	0:Port 1;CTS9	4								
		γ	1,0139	(7)								
		P	ort L open	drain (OD)	control re	egister						
		7	6	5	4	3	2	1	0			
PLOD	Bit Symbol		PL6OD		PL4OD							
(0xFFFF_F15A)	Read/Write			\searrow	R	/W	· · · ·					
	After reset	/	0		0							
\sim (Function		0:CMOS		0:CMOS							
		<u> </u>	1: OD		1: OD							
		$\langle \zeta \rangle \langle \langle \zeta \rangle \langle \langle \zeta \rangle \rangle \langle \zeta \rangle \rangle$	Port L	select cont	trol registe	er						
		7	6	5	4	3	2	1	0			
PLSEL	Bit Symbol		PL6SEL		PL4SEL							
(0xFFFF_F15D)	Read/Write					/W						
/	After reset		0		0							
	Function		SCLK7		TXD7							
			0: off		0: off							
			1:SCLK		1:TXD							


	<	1		input com	1	1			
		7	6	5	4	3	2	1	0
PLIE	Bit Symbol	PL7IE	PL6IE	PL5IE	PL4IE	PL3IE	PL2IE	PL1IE	PL0IE
(0xFFFF_F15E)	Read/Write					/W	\frown		
	After reset	0	0	0	0	0	0	0	0
	Function	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled	Input 0: disabled
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled
						~ ()	7/		
							×		
						$(\$	<u> </u>		
						\sim	ワ		
					~	\sim	~	\bigcirc	
					<		^	<u> </u>	>
					(Π)	\sim			
))	0,6	20	
				($\langle \rangle$			90	
				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			$(\mathcal{C})$	> -	
				- Cl			$\sim ))$		
					$\searrow$	$(\mathcal{O})$	7		
				$\langle \rangle$	× _	$\sim$	))		
			<	$\langle \rangle \rangle$	10				
			$\bigcap$	$\langle \rangle$					
				))		$\swarrow$			
			$\mathcal{C}$	ン	$\land$	$\checkmark$			
			(( ))		$\sim$				
		$\overline{\Box}$		~	$\langle \langle \langle \rangle \rangle$				
		_ ((//	$\langle \gamma \rangle$		$\rightarrow$				
	11	$\mathcal{D}$	シ	. (7/	$\langle \wedge \rangle$				
				> > / <	ノ				
		$\searrow$	$\sim$	/					
	$\langle \rangle$			$\searrow$					
		)	$\langle \gamma \rangle$	~					
	$\frown$		41						
$\langle \rangle$	$\bigcirc$	. (							
	$\sim$	()							
		XX							
		$\sim$	>						
$\sim$			~						


Port L input control register

#### 7.23 Port M (PM0~PM7)

The port M is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PMCR and the function register PMFCx. A reset allows all bits of the PM, PMCR, PMFC1 to be cleared to "0," and the port M to be put in output disable mode.

Besides the input/output port function, the port M performs other functions: PM0 through PM5 input external interrupt (INT0~INT5). PM6 and PM7 output 32-bit timer compare match.





# TOSHIBA

Port M register


PM (0xFFFF_F160)	Bit Symbol	7								
			6	5	4	3	2	1	0	
(0xFFFF_F160)	D 10.04 14	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0	
	Read/Write				R/	/W	~			
	After reset			Input mod	e (output lato	ch register is	set to "1.")			
			Port	M control	register			5		
		7	6	5	4	3 (	2	1	0	
PMCR	Bit Symbol	PM7C	PM6C	PM5C	PM4C	PM3C	PM2C	PM1C	PM0C	
(0xFFFF_F161)	Read/Write				R/	w A	$\bigvee$			
	After reset	0	0	0	0	0	) > o	0	0	
	Function			0:01	utput disable	1: output en	able			
Port M function register 1										
		7	6	5	(47/	3	2		0	
PMFC1	Bit Symbol	PM7F1	PM6F1	PM5F1	PM4E1	PM3F1	PM2F1	PM1F1	PM0F1	
(0xFFFF_F162)	Read/Write			(		Ŵ		90		
	After reset	0	0	0	0	0	0	0	0	
	Function	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	
		1:TCOUT 3	1:TCOUT 2	1:1NT5	1:INT4	1:INT3	1:INT2	1:INT1	1:INT0	
		7	6	input cont	4	3	2	1	0	
PMIE	Bit Symbol	PEIM7	PEIM6	PEIM5	PEIM4	PEIM3	PEIM2	PEIM1	PEIM0	
(0xFFFF_F16E)	Read/Write					/W				
	After reset	0	0	0	(0)	0	0	0	0	
	Function	Input (	Input	Input <	Input	Input	Input	Input	Input	
	$\int dx$	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	
					$\sim$					


### 7.23 Port N (PN0~PN7)


The port N is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PNCR and the function register PNFCx. A reset allows all bits of the PN, PNCR, PNFC1 and PNFC2 to be cleared to "0," and the port N to be put in output disable mode.

Besides the input/output port function, the port N performs other functions: PN0 through PN2 input external interrupt (INT6~INT8). PN3 and PN7 input A/D converter external start request. PL4 through PL6 have UART/SIO function.

If the port N is used as a port UART/SIO function, select the function with the function register of the corresponding port and set the open drain control register along with the select control register. When the function registers 1 and 2 are set, the setting in the register 1 is prioritized.







Port N register												
		7	6	5	4	3	2	1	0			
PN	Bit Symbol	PN7	PN6	PN5	PN4	PN3	PN2	PN1	PN0			
(0xFFFF_F170)	Read/Write				R	/W	$\wedge$					
	After reset			Input mod	e (output late	ch register is	set to "1.")					
			Por	t N control	register			7				
		7	6	5	4	3 (	$\overline{2}$	1	0			
PNCR	Bit Symbol	PN7C	PN6C	PN5C	PN4C	PN3C	PN2C	PN1C	PN0C			
(0xFFFF_F171)	Read/Write		1			w	$\overline{}$					
、 _ ,	After reset	0	0	0	0	0	0 9	0	0			
	Function				0: input	1: output	2					
	Port N function register 1											
		7	6	5	4//	3	~ 2((	D L	0			
PNFC1	Bit Symbol	PN7F1	PN6F1	PN5F1	PN4F1	PN3F1	PN2F1	PN1F1	PN0F1			
(0xFFFF_F172)	Read/Write			THOTT		/ W						
(************************	After reset	0	0	0	0	0	0	0	0			
	Function	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port	0:Port			
		1:ADTRG	1:SCLKA	1.RXDA	1:TXDA	1:ADTRG	1:INT8	1:INT7	1:INT6			
		В			$\sum$	A						
			Port	N function	register 2							
		7	6	)) 5	4	3	2	1	0			
PNFC2	Bit Symbol		PN6F2			$\sim$						
(0xFFFF_F173)	Read/Write		$\left( \left( \right) \right)$	· · · · · ·	R	/ W	i	i				
	After reset		0		$( \geq )$							
	Function	_ (7/	0:Port	4								
		7	1;CTSA		$\overline{\langle}$							
		P	ort N open	drain (OD	) control r	egister						
		7	6	6	4	3	2	1	0			
PNOD	Bit Symbol		PN6OD		PN4OD							
(0xFFFF_F17A)	Read/Write		~	$\searrow$	R	/W						
	After reset	/	0		0							
$\sim$ (	Function		0:CMOS		0:CMOS							
			1:0D		1:0D							
		$(\zeta_{2})$	Port N	select con	trol registe	ər						
		7	6	5	4	3	2	1	0			
PNSEL	Bit Symbol		PN6SEL		PN4SEL	-						
(0xFFFF_F17D)	Read/Write		TROOLL			/W	I	1	l			
(	After reset		0		0	-						
	Function		SCLKA		TXDA							
			0: off		0: off							
			1:SCLK		1:TXD							


		-		-	-		-		
		7	6	5	4	3	2	1	0
PNIE	Bit Symbol	PN7IE	PN6IE	PN5IE	PN4IE	PN3IE	PN2IE	PN1IE	PN0IE
(0xFFFF_F17E)	Read/Write	0	0	0		/W	0	0	0
	After reset Function	0 Input 0: disabled 1: enabled	Input 0: disabled 1: enabled	0 Input 0: disabled 1: enabled	0 Input 0: disabled 1: enabled				

Port N input control register

# 7.24 Port O (PO0~PO7)

The port O is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register POCR. A reset allows all bits of the PO and POCR to be cleared to "0," and the port O to be put in output disable mode.

Besides the input/output port function, the port O performs other functions: PO0 through PO7 function as a signal for DSU-ICE (TPD0~TPD7). If the port O is used for the DSU-ICE signal, it cannot be used as the input/output mode.




				Port O reg	ister				
		7	6	5	4	3	2	1	0
PO	Bit Symbol	PO7	PO6	PO5	PO4	PO3	PO2	PO1	PO0
(0xFFFF_F180)	Read/Write	R/W							
	After reset	ter reset Input mode (output latch register is set to "1.")							
Port O control register									
		7	6	5	4	3 (	<u>/2</u>	1	0
POCR	Bit Symbol	PO7C	PO6C	PO5C	PO4C	PO3C	PO2C	PO1C	PO0C
(0xFFFF_F181)	Read/Write				R/	w (			
	After reset	0	0	0	0	0	)) o	0	0
	Function				0: input	1: output			
			Port O	input cont	rol registe		Ĺ	24(	>
		7	6	5	4	) 3	◊ 2 (		0
POIE	Bit Symbol	PO7IE	PO6IE	PO5IE	PO4IE	PO3IE	PO2IE	PO1/E	PO0IE
(0xFFFF_F18E)	Read/Write	R/W							
. ,	After reset	0	0	02(	0	0	0	0	0
	Function	Input	Input	Input	Input	Input	Input	Input	Input
		0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled	0: disabled 1: enabled
		1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	1: enabled	
						$\bigcirc$			
		_ (7)							
								·	
								·	
								·	
								·	

# 7.25 Port P (PP0~PP7)

The port P is a general-purpose, 8-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PPCR. A reset allows all bits of the PP and PPCR to be cleared to "0," and the port O to be put in output disable mode.

Besides the input/output port function, the port P performs other functions: PP0 through PP7 function as a signal for DSU-ICE (TPD0~TPD7/ TPC0~TPC7). If the port P is used for the DSU-ICE signal, it cannot be used as the input/output mode.





				Port P reg	ister				
		7	6	5	4	3	2	1	0
PP	Bit Symbol	PP7	PP6	PP5	PP4	PP3	PP2	PP1	PP0
(0xFFFF_F190)	Read/Write								
	After reset			Input mod	e (output late	ch register is	set to "1.")		
			Por	t P control	register				
		7	6	5	4	3	2	1	0
PPCR	Bit Symbol	PP7C	PP6C	PP5C	PP4C	PP3C	PP2C	PP1C	PP0C
(0xFFFF_F191)	Read/Write				R/	w			
	After reset	0	0	0	0	0	) > o	0	0
	Function				0: input	1: output	)		
			Port P	input cont	rol registe		(	2	>
		7	6	5	4	3	2((		0
PPIE	Bit Symbol	PP7IE	PP6IE	PP5IE	PR4IE	PP3IE	PP2IE	PP1/E	PP0IE
(0xFFFF_F18E)	Read/Write	R/W							
	After reset	0	0	0	0	0	$(\bigcirc)$	0	0
	Function	Input 0: disabled 1: enabled							


## 7.26 Port Q (PQ0~PQ3)

The port Q is a general-purpose, 4-bit input/output port. For this port, inputs and outputs can be specified in units of bits. Outputs can be set by using the control register PQCR and the function register PQFC1. A reset allows all bits of the PQ, PQCR and PQFC1 to be cleared to "0," and the port Q to be put in output disable mode.

Besides the input/output port function, the port Q performs other functions: PQ0 and PQ2 function as DREQ2 and DREQ3. PQ1 and PQ3 function as DACK2 and DACK3.







# 8.External Bus Interface

The TMP19A63 has a built-in external bus interface function to connect to external memory, I/Os, etc. This interface consists of an external bus interface circuit (EBIF), a chip selector (CS) and a wait controller.

The chip selector and wait controller designate mapping addresses in a 6-block address space and also control wait states and data bus widths (8- or 16-bit) in these and other external address spaces.

The external bus interface circuit (EBIF) controls the timing of external buses based on the chip selector and wait controller settings. The EBIF also controls the dynamic bus sizing and the bus arbitration with the external bus master.

• External bus mode

Selectable address, data separator bus mode and multiplex mode

Wait function

This function can be enabled for each block.

- A wait of up to 7 clocks can be automatically inserted.
- A wait can be inserted via the WAIT / RDY pin.
- ( Data bus width

Either an 8- or 16-bit width can be set for each block.

(Recovery cycle (read/write)

If external bus cycles occur continuously, a dummy cycle of up to 2 clocks can be inserted and this dummy cycle can be specified for each block.

(Recovery cycle (chip selector)

When an external bus is selected, a dummy cycle of up to 31 clocks can be inserted and this dummy cycle can be specified for each block.

Bus arbitration function

### .8.1 Address and Data Pins

### (1) Address and data pin settings

The TMP19A63 can be set to either separate bus or multiplexed bus mode. Setting the BUSMD pin to the "L" level at a reset activates the separate bus mode, and setting the pin to the "H" level activates the multiplexed bus mode. Port pins 0, 1, 2, 5 and 6, which are to be connected to external devices (memory), are used as address buses, data buses and address/data buses (see Table 8.1).

	Separate	Multiplex
	BUSMD="L"	BUSMD="H"
Port 0 (P00-P07)	D0-D7	ADO-AD7
Port 1 (P10-P17)	D8-D15	AD8-AD15/A8-A15
Port 2 (P20-P27)	A16-A23	A0-A7/A16-A23
Port 5 (P50-P57)	A0-A7	General-purpose port
Port 6 (P60-P67)	A8-A15	General-purpose port
Port 37 (P37)	General-purpose por	ALE 🔿

To access an external device, set the address and data bus functions by using the port control register (PnCR) and the port function register (PnFC).

In the multiplex mode, the four types of functions can be selected, as shown in Table 8.1.2, by setting the port registers (PnCR and PnFCx).

		(1)	(2)	(3)	(4)	
Number of	address	max.24 (~16MB)	max.24 (~16MB) max.16 (~64KB)		max.8 (~256B)	
buses				4		
Number of	data buses	8 (( )	16	8	16	
Number of address/da	ta	87	16	0	0	
multiplexed	buses	$(\vee ))$				
Port	Port 0	AD0~AD7	AD0~AD7	AD0~AD7	AD0~AD7	
function	Port 1	A8~A15	AD8~AD15	A8~A15	AD8~AD15	
Turretion	Port 2	A16~A23	A16~A23	A0~A7	A0~A7	
	$\langle \rangle$	A23~8 A23~8	A23~16 A23~16	A15~	A7~0 A7~0	
Timing Diag	gram	AD7~0 (A7~0) (D7~0)	AD15~0 $\begin{pmatrix} A15 \\ -0 \end{pmatrix} \begin{pmatrix} D15 \\ -0 \end{pmatrix}$	(Note 1) AD7~0 (A7~0) (D7~0)	AD15~0 $\begin{pmatrix} \text{(Note 1)} \\ \text{A15} \\ \text{~0} \end{pmatrix} \begin{pmatrix} \text{D15} \\ \text{~0} \end{pmatrix}$	
			ALE			
		RD	RD			

### Table 8.1.2 Address and Data Pins in the Multiplex Mode

(Note 1): Even in cases of (3) and (4), address outputs are available as the data bus pins are also used for address buses.

(Note 2): Ports 0 to 2 are put into input modes after a reset, and they do not serve as address or data bus pins.

(Note 3): Any of (1) to (4) can be selected by setting the P1CR, P1FC, P2CR and P2FC registers.


(2) Address HOLD when an internal area is accessed

When an internal area is being accessed, the address bus maintains the address output of the previously accessed external area and doesn't change it. Also, the data bus is in a state of high impedance.


## 8.2 Data Format


Internal registers and external bus interfaces of the TMP19A63 are configured as described below.


- (1) Big-endian mode
  - ① Word access



8-bit bus width









address D31 BΒ AA BΒ x0 х1 x1 D00 AA x0 Internal registers External buses Internal registers External buses address D31 CC DD DD x3 х2 хЗ D00 CC x2 3 Byte access 16-bit bus width Internal registers External buses address D31 AA LSB MSB D00 AA x0 address D31 BBX MSB LSB D00 BB x1 address D31

8-bit bus width






## 8.3 External Bus Operations (Separate Bus Mode)

This section describes various bus timing values. The timing diagram shown below assumes that the address buses are A23 through A0 and that the data buses are D15 through D0.

(1) Basic bus operation

The external bus cycle of the TMP19A63 basically consists of three clock pulses and a wait can be inserted as mentioned later. The basic clock of an external bus cycle is the same as the internal system clock.

Fig. 8.3.1 shows read bus timing and Fig. 8.3.2 shows write bus timing. If internal areas are accessed, address buses remain unchanged as shown in these figures. Additionally, data buses are in a state of high impedance and control signals such as  $\overline{RD}$  and  $\overline{WR}$  do not become active.



(2) Wait timing

A wait cycle can be inserted for each block by using the chip selector (CS) and wait controller. The following three types of wait can be inserted:

 $\bigcirc$  A wait can be inserted via the WAIT pin

(2+2N, 3+2N, 4+2N, 5+2N, 6+2N and 7+2N


Note: 2N is the number of external waits that can be inserted.)


@A wait can be inserted via the  $\overline{RDY}$  pin


(2+2N, 3+2N, 4+2N, 5+2N, 6+2N and 7+2N Note: 2N is the number of external waits that can be inserted.)

The setting of the number of waits to be automatically inserted and the setting of the external wait input can be made using the chip selector and wait controller registers, BmnCS<BnW>.

Fig. 8.3.3 through Fig. 8.3.10 shows the timing diagrams in which waits have been inserted.












Fig. 8.3.5 shows the read operation timing when 0 wait, waits automatically inserted, and waits automatically inserted + external waits are inserted in the separate bus mode.

Fig. 8.3.5 Read Operation Timing Diagram




Fig. 8.3.6 shows the write operation timing when 0 wait, waits automatically inserted, and waits automatically inserted + external waits are inserted in the separate bus mode.

Fig. 8.3.6 Write Operation Timing Diagram

By setting the bit 3 < P33F > of port 3 function register P3FC to "1," the WAIT input pin (P33) can also serve as the RDY input pin.

The  $\overline{\text{RDY}}$  input is input to the external bus interface circuit as the logical reverse of the  $\overline{\text{WAIT}}$  input. The number of waits is specified by the chip selector and a wait controller register, BmnCS<BnW>.

Fig. 8.3.7 shows the  $\overline{RDY}$  inputs and the number of waits.




Fig. 8.3.7 RDY Input and Wait Operation Timing Diagram

## (3) Time that it takes before ALE is asserted

When the external bus of the TMP19A63 is used as a multiplexed bus, the ALE width (assert time) can be specified by using the system control register SYSCR3 <ALESEL> in the CG. In the case of a separate bus mode, ALE is not output, but the time from when an address is established to the assertion of the  $\overline{RD}$  or  $\overline{WR}$  signal is different depending on the SYSCR3<ALESEL>.

During a reset,  $\langle ALESEL \rangle = "1"$  is set and the  $\overline{RD}$  or  $\overline{WR}$  signal is asserted at a point of two system (internal) clocks after an address is established. If  $\langle ALESEL \rangle$  is cleared to "0," the  $\overline{RD}$  or  $\overline{WR}$  signal is asserted at a point of one system (internal) clock after an address is established. This assert setting cannot be established for each block in an external area and the same setting is commonly used in an external address space.





Fig. 8.3.8 SYSCR3 <ALESEL> Set Value and External Bus Operation

#### (4) Recovery time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time.

A dummy cycle can be inserted in both a read and a write cycle. The dummy cycle insertion setting can be made in the chip selector and wait controller registers, BmnCS<BnWCV> (write recovery cycle) and <BnRCV> (read recovery cycle). As for the number of dummy cycles, one or two system clocks (internal) can be specified for each block. Fig. 8.3.9 shows the timing of recovery time insertion.



(5) Chip selector recovery time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time. The dummy cycle insertion setting can be made in the chip selector and wait controller registers, BmnCS<BnCSCV>. As for the number of dummy cycles, one system clock (internal) can be specified for each block. Fig. 8.3.10 shows the timing of recovery time insertion.




Fig. 8.3.10 CS Timing of Recovery Time Insertion

## 8.4 External Bus Operations (Multiplexed Bus Mode)

This section describes various bus timing values. The timing diagram shown below assumes that the address buses are A23 through A16 and that the address/data buses are AD15 through AD0.

(1) Basic bus operation

The external bus cycle of the TMP19A63 basically consists of three clock pulses and a wait can be inserted as mentioned later. The basic clock of an external bus cycle is the same as the internal system clock.

Fig. 8.4.1 shows read bus timing and Fig. 8.4.2 shows write bus timing. If internal areas are accessed, address buses remain unchanged and the ALE does not output latch pulse as shown in these figures. Additionally, address/data buses are in a state of high impedance and control signals such as  $\overline{RD}$  and  $\overline{WR}$  do not become active.




Fig. 8.4.2 Write Operation Timing Diagram

### (2) Wait Timing

A wait cycle can be inserted for each block by using the chip selector (CS) and wait controller. The following three types of wait can be inserted:

- 0 A wait of up to 7 clocks can be automatically inserted.
- ② A wait can be inserted via the WAIT pin. (2+2N, 3+2N, 4+2N, 5+2N, 6+2N and 7+2N

Note: 2N is the number of external waits that can be inserted.)

③ A wait can be inserted via the  $\overline{RDY}$  pin.

(2+2N, 3+2N, 4+2N, 5+2N, 6+2N and 7+2N Note: 2N is the number of external waits that can be inserted.)

The setting of the number of waits to be automatically inserted and the setting of the external wait input can be made using the chip selector and wait controller registers, BmnCS<BnW>.




Fig. 8.4.3 shows the read operation timing when 0 wait, waits automatically inserted, and waits automatically inserted + external waits are inserted in the multiplexed bus mode.

Fig. 8.4.3 Read Operation Timing Diagram





Fig. 8.4.4 shows the write operation timing when 0 wait, waits automatically inserted, and waits automatically inserted + external waits are inserted in the multiplexed bus mode.

Fig. 8.4.4 Write Operation Timing Diagram

## (3) Time for ALE to be asserted

As an ALE assertion time, either 1 clock or 2 clocks can be selected. The setting bit is located in the system clock control register. The default is 2 clocks. This assert setting cannot be established for each block in an external area and the same setting is commonly used in an external address space.



(4) Read and Write Recovery Time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time.

A dummy cycle can be inserted in both a read and a write cycle. The dummy cycle insertion setting can be made in the chip selector and wait controller registers, BmnCS<BnWCV> (write recovery cycle) and <BnRCV> (read recovery cycle). As for the number of dummy cycles, one or two system clocks (internal) can be specified for each block. Fig. 8.4.7 shows the timing of recovery time insertion.




Fig. 8.4.7 Timing of Recovery Time Insertion

(5) Chip selector recovery time

If access to external areas occurs consecutively, a dummy cycle can be inserted for recovery time.

The dummy cycle insertion setting can be made in the chip selector and wait controller registers, BmnCS<BnCSCV>. The number of dummy cycles can be specified by one internal system clock for each block. Fig. 8.4.8 shows the timing of recovery time insertion.




Fig. 8.4.8 Timing of Recovery Time Insertion

## 8.5 Bus Arbitration

The TMP19A63 can be connected to an external bus master. The arbitration of bus control authority with the external bus master is executed by using the two signals,  $\overline{\text{BUSRQ}}$  and  $\overline{\text{BUSAK}}$ . The external bus master can acquire control authority for TMP19A63 external buses only, and cannot acquire control authority for internal buses.

(1) Accessible range of external bus master

The external bus master can acquire control authority only for TMP19A63 external buses, and cannot acquire control authority for internal buses (G-BUS). Therefore, the external bus master cannot access the internal memories or the internal I/O. The arbitration of bus control authority for external buses is executed by the external bus interface circuit (EBIF), and this is independent of the CPU and the internal DMAC. Even when the external bus master holds the external bus control authority, the CPU and the internal DMAC can access the internal ROM, RAM and registers. On the other hand, if the CPU or the internal DMAC tries to access an external memory when the external bus master holds the external bus control authority, the CPU or the internal DMAC bus cycle has to wait until the external bus master releases the bus. For this reason, if the BUSRQ remains active, the TMP19A63 may lock.

(2) Acquisition of bus control authority


The external bus master requests the TMP19A63 for bus control authority by asserting the  $\overline{\text{BUSRQ}}$  signal. The TMP19A63 samples the  $\overline{\text{BUSRQ}}$  signal at the break of external bus cycles on the internal buses (G-BUS) and determines whether or not to give the bus control authority to the external bus master. When it gives the bus control authority to the external bus master. When it gives the bus control authority to the external bus master. When it gives the bus control authority to the external bus master, it asserts the  $\overline{\text{BUSAK}}$  signal. At the same time, it makes address buses, data buses and bus control signals ( $\overline{\text{RD}}$  and  $\overline{\text{WR}}$ ) in a state of high impedance. (The internal pull-up is enabled for the  $R/\overline{W}$ ,  $\overline{\text{HWR}}$  and  $\overline{\text{CSx}}$ .)

Depending on the relationship between the size of data to be loaded or stored and the external memory bus width, two or more bus cycles can occur in response to a single data transfer (bus sizing). In this case, the end of the last bus cycle is the break of external bus cycles.

If access to external areas occurs consecutively on the TMP19A63, a dummy cycle can be inserted. Again, requests for buses are accepted at the break of external bus cycles on the internal buses (G-BUS). During a dummy cycle, the next external bus cycle is already started on the internal buses. Therefore, even if the BUSRQ signal is asserted during a dummy cycle, the bus is not released until the next external bus cycle is completed.

Keep asserting the  $\overline{\text{BUSRQ}}$  signal until the bus control authority is released.

Fig. 8.5.1 shows the timing of acquiring bus control authority by the external bus master.



① BUSRQ is at the "H" level.

⁽²⁾ The TMP19A63 recognizes that the BUSRQ is at the "L" level, and releases the bus at the end of the bus cycle.


 $\ensuremath{$  3 When the bus is completed, the TMP19A63 asserts  $\overline{\text{BUSAK}}$ . The external bus master recognizes that the  $\overline{\text{BUSAK}}$  is at the "L" level, and acquires the bus control authority to start bus operations.

## Fig. 8.5.1 Bus Control Authority Acquisition Timing

(3) Release of bus control authority

The external bus master releases the bus control authority when it becomes unnecessary. If the external bus master no longer needs the bus control authority having been obtained already, it negates the BUSRQ signal and returns the bus control authority to the TMP19A63.

Fig. 8.5.2 shows the timing of releasing unnecessary bus control authority.



① The external bus master has the bus control authority.

- ② The external bus master negates the BUSRQ, as it no longer requires the bus control authority.
- ③ The TMP19A63 recognizes that the BUSRQ is at the "H" level, and negates the BUSAK .

## Fig. 8.5.2 Timing of Releasing Bus Control Authority

#### 9. The Chip Selector and Wait Controller

The TMP19A63 can be connected to external devices (I/O devices, ROM and SRAM).

6-block address spaces (CS0 through CS5) can be established in the TMP19A63 and three parameters can be specified for each address and other address spaces: data bus width, the number of waits and the number of dummy cycles.

 $\overline{\text{CS0}}$  through  $\overline{\text{CS5}}$  (also used as P40 through P45) are the output pins corresponding to spaces CS0 through CS5. These pins generate chip selector signals (for ROM and SRAM) to each space when the CPU designates an address in which spaces CS0 through CS5 are selected. For chip selector signals to be generated, however, the port 4 controller register (P4CR) and the port 4 function register (P4FC) must be set appropriately.

The specification of the spaces CS0 through CS5 is to be performed with a combination of base addresses (BAn, n=0 to 5) and mask addresses (MAn, n=0 to 5) using the base and mask address setting registers (BMA0 through BMA3).

Meanwhile, master enable, data bus width, the number of waits and the number of dummy cycles for each address space are specified in the chip selector and wait controller registers (B01CS, B23CS and B45CS).

A bus wait request pin (WAIT) is provided as an input pin to control the status of these settings.

#### 9.1 Specifying Address Spaces

Spaces CS0 through CS5 are specified using the base and mask address setting registers (BMA0 through BMA5).

In each bus cycle, a comparison is made to see if each address on the bus is located in the space CS0 through CS5. If the result of a comparison is a match, it is considered that the designated CS space has been accessed. Then chip selector signals are output from pins  $\overline{CS0}$  through  $\overline{CS5}$ . The operations specified by the chip selector and wait controller registers (B01CS, B23CS and B45CS) are executed (refer to "9.2 The Chip Selector and Wait Controller Register").

#### 9.1.1 Base and Mask Address Setting Registers

Fig. 9.1.1 through Fig. 9.1.3 show base and mask address setting registers. For base addresses (BA0 through BA5), a start address in the space CS0 through CS5 is specified. In each bus cycle, the chip selector and wait controller compare values in their registers with addresses though those addresses with address bits masked by the mask address (MA0 through MA5) are not compared. The size of an address space is determined by the mask address setting.

#### (1) Base addresses

Base address BAn specifies the higher-order 16 bits (A31 through A16) of the start address. The lower-order 16 bits (A15 to A0) of the start address are always set to "0." Therefore, the start address begins with 0x0000_0000H and increases in 64 k byte units.

Fig. 9.1.4 shows the relationship between the start address and the BAn value.

#### (2) Mask addresses

Mask address (MAn) specifies which address bit value is to be compared. The address on the bus that corresponds to the bit for which "0" is written on the address mask MAn is to be included in address comparison to determine if the address is in the area of the CS0 to CS5 spaces. The bit in which "1" is written is not included in address comparison.

CS0 to CS5 spaces have different address bits that can be masked by MA0 to MA5. CS0 space and CS1 space: A29 through A14 CS2 space through CS5 space: A30 through A15

(Note 1)	Address settings must be made using physical addresses.
(Note 2)	Make sure to write "0" for all the bits to be specified for BMAn when CS is not used. There are cases that decoding is executed internally when CS is not used.
(Note 3)	Mapping I/O, ROM and RAM to CS space is prohibited. Otherwise, access to externalspace and internal space occurs simultaneously.



## Base and mask address setting registers BMA0 (0xFFFF_E400H)~BMA5 (0xFFFF_E41CH)

		7	6	5	4	3	2	1	0		
MA0	Symbol		5			1A0	1-				
xFFFF_E400H						R/W					
	After reset	1	1	1	1	1	~ 1	1	1		
	Function			CS0 space s			for comparis				
		15	14	13	12	11	10	9	8		
	Symbol					1A0		17			
	Read/Write		R/W								
	After reset	0	0	0	0		0/6	1	1		
	Function				to write "0."			CS0 space			
						$( \cap$	$\sim$	0: Address for			
							)7	comp	arison		
		23	22	21	20	19	18	17	16		
	Symbol				                                                                                                                                                                                                                                                                                                                                                     	A0					
	Read/Write					2/W	(	$\sim$			
	After reset	0	0	0	07/	0	0	0	0		
	Function	•	A23 to	A16 to be se	et as a start	address	0 0	20	•		
		31	30	29	28	27	26	25	24		
	Symbol			G		BA0	R				
	Read/Write		R/W								
	After reset	1	1	4	1	1		1	1		
	Function										
		7	6	5	4	3	2	1	0		
MA1	Symbol			$\langle \rangle$		1A1					
xFFFF_E404H	-			77	R	AW					
	After reset	1		1	1		1	1	1		
	Function	(	$(\land)$	CS1 space s	ize setting	0: Address	for comparis	on			
		15	14	13	12	11	10	9	8		
	Symbol	$\overline{\Omega}$	~	~		1A1					
	Read/Write		()			R/W					
	After reset	0	0	07	0	0	0	1	1		
	Function		$\langle \rangle$	Make sure	to write "0."	•	•	CS1 space	size settin		
								0: Address for			
			$\langle -$	$ \rightarrow $				comp	arison		
		23	22	21	20	19	18	17	16		
	Symbol			$\searrow$	В	BA1					
	Read/Write		$\bigwedge$		R	R/W					
	After reset	0	0/10	0	0	0	0	0	0		
$\sim$	Function		A23 to	A16 to be se	et as a start	address					
		∕> 31((	30	29	28	27	26	25	24		
	Symbol	j(x)	$\bigcirc$		В	BA1					
		$\sim \sim$				R/W					
	Read/Write				R						
	Read/Write After reset	1	1	1	1	1	1	1	1		

(Note) Make sure to write "0" for bits 10 through 15 for BMA0 and BMA1. The size of both the CS0 and CS1 spaces can be a minimum of 16 KB to a maximum of 1 GB. The external address space of the TMP19A63 is 16 MB and so bits 10 through 15 must be set to "0" as addresses A24 through A29 are not masked.

Fig. 9.1.1 Base and Mask Address Setting Registers (BMA0, BMA1)

	$\sim$	7	6	5	4	3	2	1	0	
BMA2	Symbol	1	0	5		IA2	2	I	0	
(0xFFFF_E408H)	-	R/W								
(0,	After reset	1	1	1	1	1	1	1	1	
	Function			CS2 space si			or compariso			
		15	14	13	12	11	10	9	8	
	Symbol				M	IA2				
	Read/Write	R/W								
	After reset	0	0	0	0	0	0	0	1	
	Function			1	e sure to writ				CS2 space size setting 0: Address for comparison	
		23	22	21	20	19	18	17	16	
	Symbol					A2		$\overline{\mathcal{A}}( )$	$\geq$	
	Read/Write				1/7/	/W				
	After reset	0	0	0	0	0	0((		0	
	Function	24		A23 to A16 to					0.1	
	Cumhal	31	30	29	28	27	26	25	24	
	Symbol Read/Write	BA2 R/W								
	After reset	0	0					0	0	
	Function									
l	T unction		~		7124 10 DC 31					
		7	6	5	4	3	2	1	0	
BMA3	Symbol				M	IA3				
(0xFFFF_E40CH)			$\sim$	リ	R	/w				
	After reset	1 (	1	1	$\langle \mathbf{x} \rangle$	1	1	1	1	
	Function			CS3 space si	ze setting	0: Address fo	or compariso	n		
		15	14	13 ,~	12	11	10	9	8	
	Symbol		$\left( \right)$		$\rightarrow$ M	IA3				
	Read/Write	$\mathcal{O}$	<u> </u>	$(\alpha)$	R	/W				
	After reset	0	0 <	Q	)) o	0	0	0	1	
	Function	Make sure to write "0."							CS3 space size setting 0: Address for comparison	
	Ì	23	22	21	20	19	18	17	16	
(	Symbol		21		В	A3				
$\langle \langle \rangle$	Read/Write				R	/W	-	•		
	After reset	> 0	0	0	0	0	0	0	0	
	Function	$\langle \rangle \rangle$	$\bigcirc$ .	A23 to A16 to	be set as a	start addres	S			
		231	30	29	28	27	26	25	24	
	Symbol		>		В	A3				
	Read/Write			T	R	/W	1	1	1	
	After reset	0	0	0	0	0	0	0	0	
	Function			A31 to	A24 to be s	et as a start a	address			

## (Note) The size of both the CS2 and CS3 spaces can be a minimum of 32 KB to a maximum of 2 GB. The external address space of the TMP19A63 is 16 MB and so bits 9 through 15 must be set to "0" as addresses A24 through A30 are not masked.

Fig. 9.1.2 Base and Mask Address Setting Registers (BMA2, BMA3)

	$\sim$	1	1								
		7	6	5	4	3	2	1	0		
BMA4	Symbol	MA4									
0xFFFF_E410H)					R/						
	After reset	1	1					1	1		
	Function	15	14	CS4 space si	12 setting t	11	10	9	8		
	Symbol	15	14	15				3	0		
	Read/Write		R/W								
	After reset	0	0	0	0	0	0	0	1		
	Function	0	0		e sure to writ	1	7/5	0	CS4 space		
	1 diletion			Mark			$(\bigcirc)$		size setting		
							$\sim$		0: Address		
							)7		for		
			T		(		)		compariso		
		23	22	21	20	( 19	18	17	16		
	Symbol				$\frown$	44			$\checkmark$		
	Read/Write	<u> </u>	i	1	$- \overline{R}$			$\sum$	1		
	After reset	0	0	0	0/	)) 0	000	$) \circ$	0		
	Function	ļ		A23 to A16 to		start addres					
		31	30	29	28	27	26	25	24		
	Bit symbol	<b></b>		A_(	B/	44	$(\Box A)$	*			
	Read/Write	<u> </u>	T			W		T	-		
	After reset	0	0	0	0	07	0	0	0		
	Function	A31 to A24 to be set as a start address									
		7	6	5	4	3)	2	1	0		
5	Symbol				M						
- FFF_E41CH)		R/W									
/	After reset	1 (	$\left( \uparrow \right)$	1		1	1	1	1		
	Function		$\bigcirc$	CS5 space si	ze setting (	0: Address for	or compariso	'n			
		157	△ 14	13 <	12	11	10	9	8		
	Symbol		))		M <			4			
	Read/Write	$\gamma < \alpha$		(7/	R/						
	After reset	07	0		70	0	0	0	1		
	Function	Make sure to write "0."									
		size setting									
	$\frown \frown$	0: Address									
	$\sum$			$\searrow$					for compariso		
		23	22	21	20	19	18	17	16		
. (	Symbol		79	, <u> </u>		44 10		1 .,			
$\langle \rangle$	Read/Write	<i>(</i>	$\rightarrow$			<u>_</u> /W					
	After reset	2 o ((	0	0	0	0	0	0	0		
	Function	$\forall \check{\nabla} \forall$		A23 to A16 to		-			Ť		
		31	30	29	28	27	26	25	24		
	Symbol			20	•	44 4	20	2	<u> </u>		
	Read/Write	+				4 /W					
Ť		1		1			1	1	1		
*		0	0	Ω	0	0	$\cap$	$\cap$	0		
v	After reset Function	0	0	0 A31 to	0 A24 to be se	0	0 address	0	0		

Fig. 9.1.3 Base and Mask Address Setting Registers (BMA4, BMA5)





Fig. 9.1.4 Start and Base Address Register Values

## 9.1.2 How to Define Start Addresses and Address Spaces

 To specify a space of 64 KB starting at 0xC000_0000 in the CS0 space, the base and mask address registers must be programmed as shown below.




Values to be set in the base and mask address registers (BMA0)

In the base address (BA0), specify "0xC000" that corresponds to higher 16 bits of a start address, while in the mask address (MA0), specify whether a comparison of addresses in the space A29 through A14 is to be made or not. Set bits 15 to 2 of the mask address (MA0) to "0" in order for a comparison of A31 and A30 to be made definitely and to ensure a comparison of A29 through A16. A comparison of A31 and A30 is always executed.

This setting allows A31 through A16 to be compared with the value specified as a start address and A15 through A0 are masked. Therefore, a space of 64 KB from  $0xC000_{000}$  to  $0xC000_{FFFF}$  is designated as a CS0 space and the  $\overline{CS0}$  signal is asserted if there is a match with an address on the bus.

To specify a space of 1 MB starting at 0x1FD0_0000 in the CS2 space, the base and mask address registers must be programmed as shown below.



Values to be set in the base and mask address registers (BMA2)


In the base address (BA2), specify "0x1FD0" that corresponds to higher 16 bits of a start address, while in the mask address (MA2), specify whether a comparison of addresses in the space A30 through A15 is to be made or not. Set bits 15 to 5 of the mask address (MA2) to "0." in order for comparison of A31 to be made definitely and to ensure a comparison of A30 through A20. A comparison of A31 is always executed.

This setting allows A31 through A20 to be compared with the value specified as a start address. As A19 through A0 are masked, a space of 1 MB from 0x1FD0_0000~0x1FDF_FFFF is designated as a CS2 space.

After a reset, the CS0, CS1, and CS2 through CS5 spaces are disabled.

Table 9.1.1 shows the relationship between CS space and space sizes. If two or more address spaces are specified simultaneously, a space or spaces with a smaller space number will be selected by priority.

## Example: 0xC000_0000 as a start address of the CS0 space with a space size of 16 KB 0xC000_0000 as a start address of the CS1 space with a space size of 64 KB



## Table 9.1.1 CS Space and Space Sizes

Size (Byte) CS space	16 K	32 K	64 K	128 K	256 K	512 K	1M	2 M	4 M	8 M	16 M
CS0	0	0	0	0	0	0	$\langle \circ \rangle$	0	0	0	0
CS1	0	0	d	0	0	0	0	0	0	0	0
CS2		0	$\left( \begin{array}{c} \\ \\ \\ \\ \end{array} \right)$	$\sim$	0	<u> </u>	0	0	0	0	0
CS3		o (	$\left( \circ \right)$	0	0	0	0	0	0	0	0
CS4		0	P	0	0	10	0	0	0	0	0
CS5		(0)	$\land \circ$	0	0	0	0	0	0	0	0

## 9.2 The Chip Selector and Wait Controller

Fig. 9.2.1 through Fig. 9.2.4 show the chip selector and wait controller registers. For each address space (spaces CS0 through CS5 and other address spaces), each chip selector and wait controller register (B01CS through B45CS) can be programmed to set master enable or disable, to select data bus width, to specify the number of waits and to insert dummy cycles.

If two or more address spaces are specified simultaneously, a space or spaces with a smaller space number will be selected by priority (priority order: CS0>CS1>CS2>CS3>CS4>CS5).

	/	7	6	5	4	3	2	1	0
B01CS	Bit symbol	B0	ОМ	/	BOBUS		B	WC	
(FFFFE480H)	Read/Write	R	/W	R	R/W		R	/W	
	After reset	0	0	0	0	0	1	0	1
	Function	Select the o	chip selector		Select data	Specify the number of waits.			
		output wave	eform.		bus width.	(Automatic wait insertion)			
		00: ROM/R			0: 16bit	0000: 0W/	AIT 0001: 1	1WAIT 001	0: 2WAIT
			ke any other		1: 8bit	0011: 3W	AIT 0100: 4	4WAIT 010	1: 5WAIT
		settings.				0110: 6W	AIT 0111:7	7WAIT	
						(External w	ait input)		
							$\sim$ $\sim$	1011: (3+2N)	
								1101: (5+2N)	WAIT
						1110: (6+2		1111: (7+2N)	WAIT
					(	1000,1001	reserved		
		15	14	13	12	1	10	9	8
	Bit symbol	B0C	SCV		VCV	B0E			ΧCV
	Read/Write	R	/W	R	$\mathbb{W}$	R/W	R	R/	W
	After reset	0	0	0	0	)) 0 .	000	) o	0
	Function		number of						number of
			cles to be		cles to be		$\square$	. /	cles to be
		inserted.		inserted.		1: Enable	$(\Delta)$	inserted.	
		•	overy time)	(write, recovery time) 00: 2 cycles			$\sim$	(read, recovery time)	
		11: Disable				$\left( \Omega \right)$	$\gamma_{\Lambda}$	00: 2 cycle	S
		10: Disable	/	01: 1 cycle	>	$\sim \vee$	))	01: 1 cycle	
		01: 1 cycle	4	10: None		$\sim$	$\sum$	10: None	
		00: None		11: Disable 21		10	40	11: Disable	
	Bit symbol	23	22		20	19	18	17 1W	16
	Read/Write		OM W	R	B1BUS R/W			/W	
		TV.				-	1	1	1
	After recet	0 (		0		Δ Δ			
	After reset	0 Select the	0	0	0 Solaet data	0 Specify the		0	1
	After reset Function	Select the o	chip selector	0	Select data	Specify the	number of v	waits.	1
		Select the o	chip selector form.	0	Select data bus width.	Specify the (Automatic	number of v wait insertio	waits. m)	
		Select the o output wave 00: ROM/R/ Do not mal	chip selector form.	0	Select data bus width. 0: 16bit	Specify the (Automatic 0000: 0W/	number of v wait insertio AIT 0001: 1	waits. n) 1WAIT 001	0: 2WAIT
		Select the o output wave 00: ROM/RA	chip selector oform. AM	0	Select data bus width.	Specify the (Automatic 0000: 0W/ 0011: 3W/	number of v wait insertio AIT 0001: 4 AIT 0100: 4	waits. n) 1WAIT 001 4WAIT 010	
		Select the o output wave 00: ROM/R/ Do not mal	chip selector oform. AM	0	Select data bus width. 0: 16bit	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/	number of v wait insertio AIT 0001: 7 AIT 0100: 4 AIT 0111: 7	waits. n) 1WAIT 001 4WAIT 010	0: 2WAIT
		Select the o output wave 00: ROM/R/ Do not mal	chip selector oform. AM	0	Select data bus width. 0: 16bit	Specify the (Automatic 0000: 0W/ 0011: 3W/	number of v wait insertio AIT 0001: 7 AIT 0100: 4 AIT 0111: 7 ait input)	waits. n) 1WAIT 001 4WAIT 010 7WAIT	0: 2WAIT 1: 5WAIT
		Select the o output wave 00: ROM/R/ Do not mal	chip selector oform. AM	0	Select data bus width. 0: 16bit	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w	number of v wait insertio AIT 0001: 7 AIT 0100: 4 AIT 0111: 7 ait input) 2N) WAIT	waits. n) 1WAIT 001 4WAIT 010	0: 2WAIT 1: 5WAIT WAIT
		Select the o output wave 00: ROM/R/ Do not mal	chip selector oform. AM	0	Select data bus width. 0: 16bit	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2	number of v wait insertio AIT 0001: 7 AIT 0100: 4 AIT 0111: 7 ait input) 2N) WAIT 7	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N)	0: 2WAIT 1: 5WAIT WAIT WAIT
		Select the o output wave 00: ROM/R/ Do not mal	chip selector oform. AM	0	Select data bus width. 0: 16bit	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2	number of v wait insertio AIT 0001: 7 AIT 0100: 4 AIT 0111: 7 ait input) 2N) WAIT 7	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N)	0: 2WAIT 1: 5WAIT WAIT WAIT
		Select the o output wave 00: ROM/R/ Do not mal	chip selector oform. AM	0	Select data bus width. 0: 16bit	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2	number of v wait insertio AIT 0001: 4 AIT 0100: 4 AIT 0111: 7 ait input) 2N) WAIT 2N) WAIT 4 2N) WAIT	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N)	0: 2WAIT 1: 5WAIT WAIT WAIT
		Select the o output wave 00: ROM/R/ Do not mal settings.	AM ee any other	29	Select data bus width: 0: 16bit 1: 8bit	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2 1000,100 ⁻	number of v wait insertio AIT 0001: / AIT 0100: / AIT 0111: 7 ait input) 2N) WAIT / 2N) WAIT / 2N) WAIT / 1: reserved	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25	0: 2WAIT 1: 5WAIT WAIT WAIT WAIT
	Function	Select the o output wave 00: ROM/R/ Do not mal settings. 31 B1C	ohip selector ofform. AM ke any other	29 B1V	Select data bus width: 0: 16bit 1: 8bit 28	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1100: (4+2 1100: (6+2 1000,100 ⁴ 27	number of v wait insertio AIT 0001: / AIT 0100: / AIT 0111: 7 ait input) 2N) WAIT / 2N) WAIT / 2N) WAIT / 1: reserved	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 B1F	0: 2WAIT 1: 5WAIT WAIT WAIT WAIT 24
	Function Bit symbol	Select the o output wave 00: ROM/R/ Do not mal settings. 31 B1C	AM se any other 30 SCV	29 B1V	Select data bus width. 0: 16bit 1: 8bit 28 VCV	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1100: (4+2 1110: (6+2 1000,100 ⁻¹ 27 B1E	number of v wait insertio AIT 0001: / AIT 0100: / AIT 0111: 7 ait input) 2N) WAIT / 2N) WAIT / 2N) WAIT / 1: reserved 26	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 B1F	0: 2WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV
	Function Bit symbol Read/Write	Select the o output wave 00: ROM/R. Do not mal settings. 31 B1C R. 0	AM see any other 30 SCV W	29 B1V R 0	Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2 1000,100 ⁻¹ 27 B1E R/W 0	number of v wait insertio AIT 0001: / AIT 0100: / AIT 0111: 7 ait input) 2N) WAIT / 2N) WAIT / 2N) WAIT / 1: reserved 26 R	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 11101: (5+2N) 11111: (7+2N) 25 81f 81 81 81 81 81 81 81 81 81 81 81 81 81	0: 2WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W
	Function Bit symbol Read/Write After reset	Select the output wave 00: ROM/R/ Do not mal settings. 31 B1C R/ 0 Specify the	AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM eform. AM ef	29 B1V R/ O Specify the	Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1100: (6+2 1100,100 ⁻¹ 27 B1E R/W 0 CS1Enable 0: Disable	number of v wait insertio AIT 0001: / AIT 0100: / AIT 0111: 7 ait input) 2N) WAIT / 2N) WAIT / 2N) WAIT / 1: reserved 26 R	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 81F 87 0 5pecify the	0: 2WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W 0
	Function Bit symbol Read/Write After reset	Select the c output wave 00: ROM/R, Do not mal settings. 31 B1C R, 0 Specify the dummy cy inserted.	AM se any other 30 SCV W 0 number of cles to be	29 B1V R/ 0 Specify the dummy cy inserted.	Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of cles to be	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2 1000,100 ⁻¹ 27 B1E R/W 0 CS1Enable	number of v wait insertio AIT 0001: / AIT 0100: / AIT 0111: 7 ait input) 2N) WAIT / 2N) WAIT / 2N) WAIT / 1: reserved 26 R	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 B1F R/ 0 Specify the dummy cy inserted.	0: 2WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W 0 number of cles to be
	Function Bit symbol Read/Write After reset	Select the c output wave 00: ROM/R/ Do not mal settings. 31 B1C R 0 Specify the dummy cy inserted. (CS1 reco	30 SCV M o number of cles to be overy time)	29 B1V R/ 0 Specify the dummy cy inserted. (write, reco	Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of cles to be very time)	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1100: (6+2 1100,100 ⁻¹ 27 B1E R/W 0 CS1Enable 0: Disable	number of v wait insertio AIT 0001: / AIT 0100: / AIT 0111: 7 ait input) 2N) WAIT / 2N) WAIT / 2N) WAIT / 1: reserved 26 R	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 81F R/ 0 Specify the dummy cy inserted. (read, reco	0: 2WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W 0 number of cles to be very time)
	Function Bit symbol Read/Write After reset	Select the c output wave 00: ROM/R/ Do not mal settings. 31 B1C R 0 Specify the dummy cy inserted. (CS1 recc 11: Disable	30 SCV M o number of cles to be overy time)	29 B1V R, 0 Specify the dummy cy inserted. (write, recc 00: 2 cycle	Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of cles to be wery time) s	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1100: (6+2 1100,100 ⁻¹ 27 B1E R/W 0 CS1Enable 0: Disable	number of v wait insertio AIT 0001: / AIT 0100: / AIT 0111: 7 ait input) 2N) WAIT / 2N) WAIT / 2N) WAIT / 1: reserved 26 R	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 81f R, 0 Specify the dummy cy inserted. (read, reco 00: 2 cycle	0: 2WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W 0 number of cles to be very time)
	Function Bit symbol Read/Write After reset	Select the c output wave 00: ROM/R. Do not mal settings. 31 B1C R. 0 Specify the dummy cy inserted. (CS1 recc 11: Disable 10: Disable	30 SCV M D number of cles to be	29 B1V R 0 Specify the dummy cy inserted. (write, recco 00: 2 cycle 01: 1 cycle	Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of cles to be wery time) s	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1100: (6+2 1100,100 ⁻¹ 27 B1E R/W 0 CS1Enable 0: Disable	number of v wait insertio AIT 0001: / AIT 0100: / AIT 0111: 7 ait input) 2N) WAIT / 2N) WAIT / 2N) WAIT / 1: reserved 26 R	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 81f R, 0 Specify the dummy cy inserted. (read, reco 00: 2 cycle 01: 1 cycle	0: 2WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W 0 number of cles to be very time)
	Function Bit symbol Read/Write After reset	Select the c output wave 00: ROM/R/ Do not mal settings. 31 B1C R 0 Specify the dummy cy inserted. (CS1 recc 11: Disable	30 SCV M D number of cles to be	29 B1V R, 0 Specify the dummy cy inserted. (write, recc 00: 2 cycle	Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of cles to be very time) s	Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1100: (6+2 1100,100 ⁻¹ 27 B1E R/W 0 CS1Enable 0: Disable	number of v wait insertio AIT 0001: / AIT 0100: / AIT 0111: 7 ait input) 2N) WAIT / 2N) WAIT / 2N) WAIT / 1: reserved 26 R	waits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 81f R, 0 Specify the dummy cy inserted. (read, reco 00: 2 cycle	0: 2WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W 0 number of cles to be very time) s

Fig. 9.2.1 Chip Selector and Wait Controller Registers

		7	6	5	4	3	2	1	0
B23CS	Bit symbol	B20		/	B2BUS		B2	2W	
(0xFFFF_E484H)	Read/Write	R/	W	R	R/W		R	W	
	After reset	0	0	0	0	0	1	0	1
	Function	Select the c	chip selector		Select data	Specify the number of waits.			
		output wave			bus width.		wait insertio		
		00: ROM/RA			0: 16bit		AIT 0001: '		0: 2WAIT
		settings.	te any other		1: 8bit		AIT 0100: 4	/ /	1: 5WAIT
		Ũ					AIT 0111	ØVALL	
						(External w 1010: (2+2		1011: (3+2N)	\//AIT
								1101: (5+2N)	
								1111: (7+2N)	
							: reserved	( )	
		15	14	13	12		10	9	8
	Bit symbol	B2C	SCV	B2V	vcv 🤇	B2E	/	B2F	RCV
	Read/Write	R/	W	R/	W O	R/W	R	R/	W
	After reset	0	0	0	0//	S) 0	∧ o((	)) @	0
	Function	Specify the	number of	Specify the	number of	CS2Enable		Specify the	number of
		dummy cyo	cles to be	dummy cy	cles to be	0: Disable		dummy cy	cles to be
		inserted.		inserted.	$\sim$	1: Enable	(	inserted.	
		(CS2 reco	,	(write, reco			$\leq ))$	(read, reco	
		11: Disable		00: 2 cycle		$\overline{\Omega}$	7.	00: 2 cycles	6
		10: Disable		01: 1 cycle	>			01: 1 cycle	
		01: 1 cycle	~	10: None				10: None	
		00. None	< 1	11. Dicable				11. Disable	
		00: None	22	11: Disable	14	19	18	11: Disable	
		23	22 OM	11: Disable	20	19	18	17	16
	Bit symbol	23 B30	ом	21	20 B3BUS	19	B	17 3W	
	Read/Write	23 B30 R/	ом w	21 R	20 B3BUS R/W	$\bigvee$	B3 R/	17 3W W	16
	Read/Write After reset	23 B30 R/ 0	OM W 0	21	20 B3BUS R/W 0	0	B3 R/ 1	17 3W W 0	
	Read/Write	23 B3( R/ 0 Select the c	OM W O chip selector	21 R	20 B3BUS R/W 0 Select data	0 Specify the	B3 R/	17 3W /W 0 vaits.	16
	Read/Write After reset	23 B30 R/ 0	OM W ohip selector	21 R	20 B3BUS R/W 0	0 Specify the (Automatic	B3 R/ 1 number of v	17 3W W 0 vaits. n)	16
	Read/Write After reset	23 B30 R/ 0 Select the c output wave 00: ROM/RA Do not mak	OM W ohip selector	21 R	20 B3BUS R/W 0 Select data bus width.	0 Specify the (Automatic 0000: 0W/	B3 R/ 1 number of v wait insertio	17 3W W 0 vaits. n) 1WAIT 001	16 1
	Read/Write After reset	23 B30 R/ 0 Select the c output wave 00: ROM/RA	OM W O chip selector form.	21 R	20 B3BUS R/W 0 Select data bus width. 0: 16bit	0 Specify the (Automatic 0000: 0W/ 0011: 3W/	B3 R/ number of v wait insertio AIT 0001: '	17 3W W vaits. n) 1WAIT 001 4WAIT 010	16 1 0: 2WAIT
	Read/Write After reset	23 B30 R/ 0 Select the c output wave 00: ROM/RA Do not mak	OM W O chip selector form.	21 R	20 B3BUS R/W 0 Select data bus width. 0: 16bit	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w	B3 R/ number of v wait insertio AIT 0001: 4 AIT 0100: 4 AIT 0111: 7 ait input)	17 3W 0 vaits. n) 1WAIT 001 4WAIT 010 7WAIT	16 1 0: 2WAIT 1: 5WAIT
	Read/Write After reset	23 B30 R/ 0 Select the c output wave 00: ROM/RA Do not mak	OM W O chip selector form.	21 R	20 B3BUS R/W 0 Select data bus width. 0: 16bit	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2	B3 R/ number of v wait insertio AIT 0001: 4 AIT 0100: 4 AIT 0111: 5 ait input) 2N) WAIT	17 3W W vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N)	16 1 0: 2WAIT 1: 5WAIT WAIT
	Read/Write After reset	23 B30 R/ 0 Select the c output wave 00: ROM/RA Do not mak	OM W O chip selector form.	21 R	20 B3BUS R/W 0 Select data bus width. 0: 16bit	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2	B3 R/ number of v wait insertio AIT 0001: 4 AIT 0100: 4 AIT 0111: 7 ait input) 2N) WAIT 4 2N) WAIT 4	17 3W W vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N)	16 1 0: 2WAIT 1: 5WAIT WAIT WAIT
	Read/Write After reset	23 B30 R/ 0 Select the c output wave 00: ROM/RA Do not mak	OM W O chip selector form.	21 R	20 B3BUS R/W 0 Select data bus width. 0: 16bit	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2	B3 R/ number of v wait insertio AIT 0001: AIT 0100: AIT 0111: rait input) 2N) WAIT 2N) WAIT 2N) WAIT	17 3W W vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N)	16 1 0: 2WAIT 1: 5WAIT WAIT WAIT
	Read/Write After reset	23 B30 R/ 0 Select the c output wave 00: ROM/R/ Do not mak settings.	OM W O thip selector form. AM se any other	21 R 0	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2 1000,1001	B3 R/ number of v wait insertio AIT 0001: - AIT 0100: 4 AIT 0111: 7 rait input) 2N) WAIT - 2N) WAIT - 2N) WAIT - 1: reserved	17 3W W vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N)	16 1 0: 2WAIT 1: 5WAIT WAIT WAIT WAIT
(	Read/Write After reset Function	23 B30 R/ 0 Select the o output wave 00: ROM/RA Do not mak settings. 31	OM W O ship selector form. AM se any other	21 R 0	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit 28	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2 1000,1001 27	B3 R/ number of v wait insertio AIT 0001: AIT 0100: AIT 0111: rait input) 2N) WAIT 2N) WAIT 2N) WAIT	17 3W W 0 vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25	16 1 0: 2WAIT 1: 5WAIT WAIT WAIT WAIT WAIT
	Read/Write After reset Function Bit symbol	23 B30 R/ 0 Select the c output wave 00: ROM/R/ Do not mak settings. 31 B3C	OM W O thip selector form. AM se any other 30 SCV	21 R 0	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit 28 VCV	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2 1000,1001	B3 R 1 number of v wait insertio AIT 0100: 4 AIT 0100: 4 AIT 0111: 7 ait input) 2N) WAIT 7 2N) Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	17 3W W vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 B3F	16 1 0: 2WAIT 1: 5WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV
	Read/Write After reset Function Bit symbol Read/Write	23 B30 R/ 0 Select the c output wave 00: ROM/R/ Do not mak settings. 31 B3C R/	OM W O thip selector form. AM se any other 30 SCV	21 R 0 29 B3V R/	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit 28 VCV	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2 1000,1001 27 B3E	B3 R/ 1 number of v wait insertio AIT 0001: ^ AIT 0100: 4 AIT 0111: 7 rait input) 2N) WAIT ^ 2N) WAIT ^ 2N) WAIT ^ 1: reserved 26 R	17 3W W vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 B3F R/	16 1 0: 2WAIT 1: 5WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W
	Read/Write After reset Function Bit symbol Read/Write After reset	23 B30 R/ 0 Select the o output wave 00: ROM/R/ Do not mak settings. 31 B3C R/ 0	OM W 0 thip selector form. AM se any other 30 SCV W 0	21 R 0 29 29 B3V R/ 0	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit 1: 8bit 28 VCV W 0	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2 1100,1001 27 B3E R/W 0	B3 R 1 number of v wait insertio AIT 0100: 4 AIT 0100: 4 AIT 0111: 7 ait input) 2N) WAIT 7 2N) Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y	17 3W W vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 B3F R/ 0	16 1 0: 2WAIT 1: 5WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W 0
	Read/Write After reset Function Bit symbol Read/Write	23 B30 R/ 0 Select the o output wave 00: ROM/R/ Do not mak settings. 31 B3C R/ 0 Specify the	OM W O thip selector form. AM se any other 30 SCV W 0 number of	21 R 0 29 29 B3V R/ 0 Specify the	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2 1100,1001 27 B3E R/W 0 CS3Enable	B3 R/ 1 number of v wait insertio AIT 0001: ^ AIT 0100: 4 AIT 0111: 7 rait input) 2N) WAIT ^ 2N) WAIT ^ 2N) WAIT ^ 1: reserved 26 R	17 3W W 0 vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1101: (5+2N) 1111: (7+2N) 25 B3F R/ 0 Specify the	16 1 0: 2WAIT 1: 5WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W 0 number of
	Read/Write After reset Function Bit symbol Read/Write After reset	23 B30 R/ 0 Select the o output wave 00: ROM/R/ Do not mak settings. 31 B3C R/ 0 Specify the	OM W 0 thip selector form. AM see any other 30 SCV W 0	21 R 0 29 29 B3V R/ 0 Specify the	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 1100: (4+2 1110: (6+2 1100,1001 27 B3E R/W 0 CS3Enable	B3 R/ 1 number of v wait insertio AIT 0001: ^ AIT 0100: 4 AIT 0111: 7 rait input) 2N) WAIT ^ 2N) WAIT ^ 2N) WAIT ^ 1: reserved 26 R	17 3W W vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1101: (5+2N) 1111: (7+2N) 25 B3F R/ 0	16 1 0: 2WAIT 1: 5WAIT 1: 5WAIT WAIT WAIT WAIT 24 RCV W 0 number of
	Read/Write After reset Function Bit symbol Read/Write After reset	23 B30 R/ 0 Select the o output wave 00: ROM/R/ Do not mak settings. 31 B3C R/ 0 Specify the dummy cyc	OM W O ship selector form. AM se any other 30 SCV W 0 number of cles to be	21 R 0 29 B3V R 0 Specify the dummy cy	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of cles to be	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 11100: (4+2 11100: (4+2 11100: (6+2 1000,1001 27 B3E R/W 0 CS3Enable 0: Disable	B3 R/ 1 number of v wait insertio AIT 0001: ^ AIT 0100: 4 AIT 0111: 7 rait input) 2N) WAIT ^ 2N) WAIT ^ 2N) WAIT ^ 1: reserved 26 R	17 3W /W 0 vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 B3F R/ 0 Specify the dummy cy	16 1 0: 2WAIT 1: 5WAIT WAIT WAIT WAIT WAIT 24 CV W 0 number of cles to be
	Read/Write After reset Function Bit symbol Read/Write After reset	23 B30 R/ 0 Select the o output wave 00: ROM/R/ Do not mak settings. 31 B3C R/ 0 Specify the dummy cyo inserted.	OM W O chip selector form. AM se any other 30 SCV W 0 number of cles to be wery time)	21 R 0 29 B3V R/ 0 Specify the dummy cy inserted.	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of cles to be very time)	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 11100: (4+2 11100: (4+2 11100: (6+2 1000,1001 27 B3E R/W 0 CS3Enable 0: Disable	B3 R/ 1 number of v wait insertio AIT 0001: ^ AIT 0100: 4 AIT 0111: 7 rait input) 2N) WAIT ^ 2N) WAIT ^ 2N) WAIT ^ 1: reserved 26 R	17 3W W 0 vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 B3F R/ 0 Specify the dummy cyc inserted.	16 1 0: 2WAIT 1: 5WAIT WAIT WAIT WAIT WAIT 24 CV W 0 number of cles to be very time)
	Read/Write After reset Function Bit symbol Read/Write After reset	23 B30 R/ 0 Select the o output wave 00: ROM/R/ Do not mak settings. 31 B3C R/ 0 Specify the dummy cyo inserted. (CS3 reco 11: Disable 10: Disable	OM W O chip selector form. AM se any other Se any other (a) SCV W 0 number of cles to be wery time)	21 R 0 29 29 B3V R/ 0 Specify the dummy cy inserted. (write, reco 00: 2 cycle: 01: 1 cycle	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of cles to be very time) s	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 11100: (4+2 11100: (4+2 11100: (6+2 1000,1001 27 B3E R/W 0 CS3Enable 0: Disable	B3 R/ 1 number of v wait insertio AIT 0001: ^ AIT 0100: 4 AIT 0111: 7 rait input) 2N) WAIT ^ 2N) WAIT ^ 2N) WAIT ^ 1: reserved 26 R	17 3W W 0 vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1101: (5+2N) 1111: (7+2N) 25 B3F R/ 0 Specify the dummy cyu inserted. (read, reco 00: 2 cycle: 01: 1 cycle	16 1 0: 2WAIT 1: 5WAIT WAIT WAIT WAIT WAIT 24 CV W 0 number of cles to be very time)
	Read/Write After reset Function Bit symbol Read/Write After reset	23 B30 R/ 0 Select the c output wave 00: ROM/R/ Do not mak settings. 31 B3C R/ 0 Specify the dummy cyo inserted. (CS3 reco 11: Disable	OM W O chip selector form. AM se any other Se any other (a) SCV W 0 number of cles to be wery time)	21 R 0 29 B3V R/ 0 Specify the dummy cy inserted. (write, reco 00: 2 cycles	20 B3BUS R/W 0 Select data bus width. 0: 16bit 1: 8bit 28 VCV W 0 number of cles to be very time) s	0 Specify the (Automatic 0000: 0W/ 0011: 3W/ 0110: 6W/ (External w 1010: (2+2 11100: (4+2 11100: (4+2 11100: (6+2 1000,1001 27 B3E R/W 0 CS3Enable 0: Disable	B3 R/ 1 number of v wait insertio AIT 0001: ^ AIT 0100: 4 AIT 0111: 7 rait input) 2N) WAIT ^ 2N) WAIT ^ 2N) WAIT ^ 1: reserved 26 R	17 3W W 0 vaits. n) 1WAIT 001 4WAIT 010 7WAIT 1011: (3+2N) 1101: (5+2N) 1111: (7+2N) 25 B3F R/ 0 Specify the dummy cyclinserted. (read, reco 00: 2 cycles	16 1 0: 2WAIT 1: 5WAIT WAIT WAIT WAIT WAIT WAIT 24 CV W 0 number of cles to be very time) s

Fig. 9.2.2 Chip Selector and Wait Controller Registers

De net mele env etter	0 1 2: 2WAIT : 5WAIT			
Interview     R/W     R     R/W       Read/Write     R/W     R     R/W       After reset     0     0     0     0       Function     Select the chip selector output waveform.     Select data bus width.     Specify the number of waits.       00: ROM/RAM     0: 16bit     0000: 0WAIT     0001: 1WAIT     0010: 1WAIT       Do not make any other settings.     1: 8bit     0011: 3WAIT     0100: 4WAIT       0110: 6WAIT     0111: 7WAIT     0111: 7WAIT	: 2WAIT			
After reset       0       0       0       0       0       10 W         After reset       0       0       0       0       1       0         Function       Select the chip selector output waveform.       Select data bus width.       Select data bus width.       (Automatic wait insertion)         00: ROM/RAM       0: 16bit       0000: 0WAIT       0001: 1WAIT       0010: 1WAIT         Do not make any other settings.       1: 8bit       0011: 3WAIT       0100: 4WAIT       0101: 010: 1WAIT	: 2WAIT			
FunctionSelect the chip selector output waveform. 00: ROM/RAM Do not make any other settings.Select data bus width.Specify the number of waits. (Automatic wait insertion) 00: 0001: 1WAIT 00101 0011: 3WAIT 0100: 4WAIT 01011 0110: 6WAIT 0111: 7WAIT 	: 2WAIT			
output waveform.bus width.(Automatic wait insertion)00: ROM/RAM0: 16bit0000: 0WAIT0001: 1WAIT0010: 1WAITDo not make any other settings.1: 8bit0011: 3WAIT0100: 4WAIT0101: 1WAIT0110: 6WAIT0110: 6WAIT0111: 7WAIT0111: 7WAIT				
00: ROM/RAM Do not make any other settings.0: 16bit0000: 0WAIT 0011: 3WAIT 0100: 4WAIT 0100: 4WAIT 0110: 6WAIT 0110: 6WAIT 0110: 6WAIT0001: 1WAIT 0100: 4WAIT 0101: 0101: 0110: 6WAIT (External wait input)				
Do not make any other settings. 1: 8bit 0011: 3WAIT 0100: 4WAIT 0101: 0110: 6WAIT 0111: 7WAIT (External wait input)				
settings. 0110: 6WAIT_0141: 7WAIT (External wait input)	: 5WAIT			
(External wait input)				
1010: (2+2N) WALL 1011: (3+2N)				
1100: (4+2N) WAIT 1101: (5+2N) V				
1110: (6+2N) WAIT 1111: (7+2N) V				
1000,1001; reserved				
	8			
Bit symbol B4CSCV B4WCV B4E B4RC				
Read/Write R/W R/W R R/W				
After reset 0 0 0 0 0 0 0	0			
Function Specify the number of Specify the number of CS4Enable Specify the	number of			
dummy cycles to be dummy cycles to be 0: Disable dummy cycl	les to be			
inserted. 1: Enable inserted.				
(CS4 recovery time) (write, recovery time) (read, recovery	ery time)			
11: Disable 00: 2 cycles 00: 2 cycles				
10: Disable 01: 1 cycle 01: 1 cycle				
01: 1 cycle 10: None 10: None				
00: None 11: Disable 11: Disable				
23 22 21 20 19 18 17	16			
Bit symbol B5OM B5BUS B5W				
Read/Write R/W R R/W R/W				
After reset         0         0         0         0         1         0           Examinant         Output the thread up of the set of the se	1			
Function         Select the chip selector output waveform.         Select data bus width.         Specify the number of waits.				
	: 2WAIT			
	: 5WAIT			
	DVV ALL			
	. SWAIT			
settings. 0110: 6WAIT 0111: 7WAIT (External wait input)	. 500 ATT			
Settings. 0110: 6WAIT 0111: 7WAIT				
settings.     0110: 6WAIT     0111: 7WAIT       (External wait input)	WAIT			
settings.         0110: 6WAIT         0111: 7WAIT           (External wait input)         1010: (2+2N) WAIT         1011: (3+2N) WAIT           1100: (4+2N) WAIT         1101: (5+2N) WAIT         1111: (5+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT	WAIT			
settings.         0110: 6WAIT         0111: 7WAIT           (External wait input)         1010: (2+2N) WAIT         1011: (3+2N) W           1100: (4+2N) WAIT         1101: (5+2N) W         1110: (6+2N) WAIT           1100, 1001: reserved         1000,1001: reserved	WAIT			
settings.         0110: 6WAIT         0111: 7WAIT           (External wait input)         1010: (2+2N) WAIT         1011: (3+2N) WAIT           1100: (4+2N) WAIT         1101: (5+2N) WAIT         1111: (5+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           31         30         29         28         27         26         25	WAIT WAIT WAIT 24			
settings.         0110: 6WAIT         0111: 7WAIT           (External wait input)         1010: (2+2N) WAIT         1011: (3+2N) WAIT           1100: (4+2N) WAIT         1101: (5+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           31         30         29         28         27         26         25           Bit symbol         B5CSCV         B5WCV         B5E         B5R0	WAIT WAIT WAIT 24 CV			
settings.         0110: 6WAIT         0111: 7WAIT           (External wait input)         1010: (2+2N) WAIT         1011: (3+2N) WAIT           1010: (2+2N) WAIT         1011: (3+2N) WAIT         1110: (5+2N) WAIT           1100: (4+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           31         30         29         28         27         26         25           Bit symbol         B5CSCV         B5WCV         B5E         B5R0           Read/Write         R/W         R/W         R/W         R/W	WAIT WAIT WAIT 24 CV N			
settings.         0110: 6WAIT         0111: 7WAIT           (External wait input)         1010: (2+2N) WAIT         1011: (3+2N) WAIT           1010: (2+2N) WAIT         1011: (5+2N) WAIT         1110: (5+2N) WAIT           1100: (4+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1000,1001: reserved           31         30         29         28         27         26         25           Bit symbol         B5CSCV         B5WCV         B5E         B5R0           Read/Write         R/W         R/W         R/W         R/W           After reset         0         0         0         0         0	WAIT WAIT WAIT 24 CV N 0			
settings.         0110: 6WAIT         0111: 7WAIT           (External wait input)         1010: (2+2N) WAIT         1011: (3+2N) WAIT           1000: (4+2N) WAIT         1101: (5+2N) WAIT         1101: (5+2N) WAIT           1100: (4+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT         1111: (7+2N) WAIT           1000,1001: reserved         1000,1001: reserved         1000,1001: reserved           31         30         29         28         27         26         25           Bit symbol         B5CSCV         B5WCV         B5E         B5R0           Read/Write         R/W         R/W         R/W         R/W           After reset         0         0         0         0         0         0           Function         Specify the number of         Specify the number of         CS5Enable         Specify the number	WAIT WAIT WAIT 24 CV N 0 sumber of			
settings.         0110: 6WAIT         0111: 7WAIT           (External wait input)         1010: (2+2N) WAIT         1010: (2+2N) WAIT           1010: (2+2N) WAIT         1011: (3+2N) WAIT           1100: (4+2N) WAIT         1101: (5+2N) WAIT           1110: (6+2N) WAIT         1111: (7+2N) WAIT           1000,1001: reserved         1000,1001: reserved           Bit symbol         B5CSCV         B5WCV         B5E           Bit symbol         B5CSCV         B5WCV         B5E         B5R0           Read/Write         R/W         R/W         R/W         R/W           After reset         0         0         0         0         0           Function         Specify the number of dummy cycles to be         Specify the number o	WAIT WAIT WAIT 24 CV N 0 sumber of			
settings.       0110: 6WAIT       0111: 7WAIT         (External wait input)       1010: (2+2N) WAIT       1011: (3+2N) WAIT         1010: (2+2N) WAIT       1101: (5+2N) WAIT       1101: (5+2N) WAIT         1100: (4+2N) WAIT       1111: (7+2N) WAIT       1111: (7+2N) WAIT         1110: (6+2N) WAIT       1111: (7+2N) WAIT       1111: (7+2N) WAIT         1110: (6+2N) WAIT       1111: (7+2N) WAIT       1111: (7+2N) WAIT         1110: (6+2N) WAIT       1111: (7+2N) WAIT       1111: (7+2N) WAIT         1110: (6+2N) WAIT       1111: (7+2N) WAIT       1111: (7+2N) WAIT         1000,1001: reserved       1000,1001: reserved       1000,1001: reserved         Bit symbol       B5CSCV       B5WCV       B5E       B5R(M)         Read/Write       R/W       R/W       R/W       R/W         After reset       0       0       0       0       0         Function       Specify the number of dummy cycles to be inserted.       Specify the number of dummy cycles to be inserted.       Specify the number of dummy cycles to be inserted.       Disable       Image: dummy cycles	WAIT WAIT WAIT 24 CV N 0 umber of es to be			
settings.       0110: 6WAIT       0111: 7WAIT         (External wait input)       1010: (2+2N) WAIT       1011: (3+2N) W         100: (4+2N) WAIT       1101: (5+2N) W         1100: (4+2N) WAIT       1111: (7+2N) W         1110: (6+2N) WAIT       1111: (7+2N) W         1111: (7+2N) W       1000,1001: reserved         1111: (7+2N) W       1000,000       0       0         1111: (7+2N) W       1000,1001: res	WAIT WAIT WAIT 24 CV N 0 umber of es to be			
settings.       0110: 6WAIT 0111: 7WAIT         (External wait input)       1010: (2+2N) WAIT 1011: (3+2N) W         1000; (4+2N) WAIT 1101: (5+2N) W         1100: (4+2N) WAIT 1111: (7+2N) W         1110: (6+2N) WAIT 1111: (7+2N) W         1000,1001: reserved         31       30       29       28       27       26       25         Bit symbol       B5CSCV       B5WCV       B5E       B5R0         Read/Write       R/W       R/W       R/W       R/W         After reset       0       0       0       0       0         Function       Specify the number of dummy cycles to be inserted.       Specify the number of dummy cycles to be inserted.       Specify the number of dummy cycles to be inserted.       Disable       Inserted.         (CS5 recovery time)       00: 2 cycles       00: 2 cycles       00: 2 cycles	WAIT WAIT WAIT 24 CV N 0 umber of es to be			
settings.       0110: 6WAIT       0111: 7WAIT         (External wait input)       1010: (2+2N) WAIT       1011: (3+2N) W         100: (4+2N) WAIT       1101: (5+2N) W         1100: (4+2N) WAIT       1111: (7+2N) W         1110: (6+2N) WAIT       1111: (7+2N) W         1111: (7+2N) W       1000,1001: reserved         1111: (7+2N) W       1000,000       0       0         1111: (7+2N) W       1000,1001: res	WAIT WAIT WAIT 24 CV N 0 umber of es to be			

Fig. 9.2.3 Chip Selector and Wait Controller Registers

A reset of the TMP19A63 allows the port 4 controller register (P4CR) and the port 4 function register (P4FC) to be cleared to "0," and the CS signal output is disabled. To output the CS signals, set the corresponding bits to "1" at the P4FC and the P4CR in that order.

The CS recovery time can be configured in any other areas than the CS setting areas, but CS signals will not be output.

# **10. DMA Controller (DMAC)**

The TMP19A63 has a built-in 8-channel DMA Controller (DMAC).

### 10.1 Features

The DMAC of the TMP19A63 has the following features:

(1) DMA with 8 independent channels


(eight interrupt factors, 0: INTDMA0 through INTDMA7)

- (2) Two types of requests for bus control authority: With and without snoop requests Transfer requests: Internal requests (software initiated)/external requests (external interrupts, interrupt requests given by internal peripheral I/Os, and requests given by the DREQ pin) Requests given by the DREQ pin: Level mode
- (3) Transfer mode: Dual address mode
- (4) Transfer devices: Memory space transfer
- (5) Device size: 32-bit memory (8 or 16 bits can be specified using the CS/WAIT controller); I/O of 8, 16 or 32 bits
- (6) Address changes: Increase, decrease, fixed, irregular increase, irregular decrease
- (7) Channel priority: Fixed (in ascending order of channel numbers)
- (8) Endian switchover function

## 10.2 Configuration

### 10.2.1 Internal Connections of the TMP19A63

Fig. 10.1 shows the internal connections with the DMAC in the TMP19A63.



The DMAC has eight DMA channels. Each of these channels handles the data transfer request signal (INTDREQn) from the interrupt controller and the acknowledgment signal (DACKn) generated in response to INTDREQn ("n" is a channel number from 0 to 7). External pins (DREQ3 and DREQ2) are internally wired to allow them to function as pin of the port Q. To use them as a pin of the port Q, they must be selected by setting the function control register PQFC to an appropriate setting.


Pins handle the data transfer request from external pins DREQ3 and DREQ2 and acknowledge signal output supplied through external pins, DACK3 and DACK2. Channel 0 is given higher priority than channel 1. Channel 1 is given higher priority than channel 2. Channel 2 is given higher priority than channel 3. Subsequent channels are given priority in the same manner.

The TX19A processor core has a snoop function. Using the snoop function, the TX19A processor core opens the core's data bus to the DMAC, thus allowing the DMAC to access the internal ROM and RAM linked to the core. The DMAC is capable of determining whether or not to use this snoop function. For further information on the snoop function, refer to 10.2.3 "Snoop Function".

In the DMAC, bus control authority can be select from SREQ and GREQ depend on the use or nonuse of the snoop function. GREQ is a request for bus control authority if the DMAC does not use the snoop function, while SREQ is a request for bus control authority if the DMAC uses the snoop function. SREQ is given higher priority than GREQ.

### 10.2.2 DMAC Internal Blocks

Fig. 10.2 shows the internal blocks of the DMAC.



### Fig.10.2 DMAC Internal Blocks

### 10.2.3 Snoop Function

The TX19A processor core has a snoop function. If the snoop function is activated, the TX19A processor core opens the core's data bus to the DMAC and suspends its own operation until the DMAC withdraws a request for bus control authority. If the snoop function is enabled, the DMAC can access the internal RAM and ROM and therefore designate the RAM or ROM as a source or destination.

If the snoop function is not used, the DMAC cannot access the internal RAM or ROM. However, the G-Bus is opened to the DMAC. If the TX19A processor core attempts to access memory by way of the G-Bus, bus operations cannot be executed and, as a result, the pipeline stalls unless the DMAC accept a bus control release request.

(Note) If the snoop function is not used, the TX19A processor core does not open the data bus to the DMAC. If the data bus is closed and the internal RAM or ROM is designated as a DMAC source or destination, an acknowledgment signal will not be returned in response to a DMAC transfer bus cycle and, as a result, the bus will lock.

## 10.3 Registers

The DMAC has fifty-one 32-bit registers. Table 10.1 shows the register map of the DMAC.

Address	Register symbol	Register name
0xFFFF_E200	CCR0	Channel control register (ch. 0)
0xFFFF_E204	CSR0	Channel status register (ch. 0)
0xFFFF_E208	SAR0	Source address register (ch. 0)
0xFFFF_E20C	DAR0	Destination address register (ch. 0)
0xFFFF_E210	BCR0	Byte count register (ch. 0)
0xFFFF_E218	DTCR0	DMA transfer control register (ch. 0)
0xFFFF_E220	CCR1	Channel control register (ch. 1)
0xFFFF_E224	CSR1	Channel status register (ch. 1)
0xFFFF_E228	SAR1	Source address register (ch. 1)
0xFFFF_E22C	DAR1	Destination address register (ch. 1)
0xFFFF_E230	BCR1	Byte count register (ch. 1)
0xFFFF_E238	DTCR1	DMA transfer control register (ch. 1)
0xFFFF_E240	CCR2	Channel control register (ch. 2)
0xFFFF_E244	CSR2	Channel status register (ch. 2)
0xFFFF_E248	SAR2	Source address register (ch. 2)
0xFFFF_E24C	DAR2	Destination address register (ch. 2)
0xFFFF_E250	BCR2	Byte count register (ch. 2)
0xFFFF_E258	DTCR2	DMA transfer control register (ch. 2)
0xFFFF_E260	CCR3	Channel control register (ch. 3)
0xFFFF_E264	CSR3	Channel status register (ch. 3)
0xFFFF_E268	SAR3	Source address register (ch. 3)
0xFFFF_E26C	DAR3	Destination address register (ch. 3)
0xFFFF_E270	BCR3	Byte count register (ch. 3)
0xFFFF_E278	DTCR3	DMA transfer control register (ch. 3)
0xFFFF_E280	CCR4	Channel control register (ch. 4)
0xFFFF_E284	CSR4	Channel status register (ch. 4)
0xFFFF_E288	SAR4	Source address register (ch. 4)
0xFFFF_E28C	DAR4	Destination address register (ch. 4)
0xFFFF_E290	BCR4	Byte count register (ch. 4)
0xFFFF_E298	DTCR4	DMA transfer control register (ch. 4)
0xFFFF_E2A0	CCR5	Channel control register (ch. 5)
0xFFFF_E2A4	CSR5	Channel status register (ch. 5)
0xFFFF_E2A8	SAR5	Source address register (ch. 5)
0xFFFF_E2AC	DAR5	Destination address register (ch. 5)
0xFFFF_E2B0	BCR5	Byte count register (ch. 5)
0xFFFF_E2B8	DTCR5	DMA transfer control register (ch. 5)

## Table 10.1 DMAC Registers 1

Address	Register symbol	Register name
0xFFFF_E2C0	CCR6	Channel control register (ch. 6)
0xFFFF_E2C4	CSR6	Channel status register (ch. 6)
0xFFFF_E2C8	SAR6	Source address register (ch. 6)
0xFFFF_E2CC	DAR6	Destination address register (ch. 6)
0xFFFF_E2D0	BCR6	Byte count register (ch. 6)
0xFFFF_E2D8	DTCR6	DMA transfer control register (ch. 6)
0xFFFF_E2E0	CCR7	Channel control register (ch. 7)
0xFFFF_E2E4	CSR7	Channel status register (ch. 7)
0xFFFF_E2E8	SAR7	Source address register (ch. 7)
0xFFFF_E2EC	DAR7	Destination address register (ch. 7)
0xFFFF_E2F0	BCR7	Byte count register (ch. 7)
0xFFFF_E2F8	DTCR7	DMA transfer control register (ch. 7)
0xFFFF_E300	DCR	DMA control register (DMAC)
0xFFFF_E304	RSR	Request select register(DMAC)
0xFFFF_E30C	DHR	Data holding register (DMAC)

## Table 10.2 DMAC Registers 2


## 10.3.1 DMA control register (DCR)

		register	()									
		7	6	5	4	3	2	1	0			
DCR	Bit symbol					Rst3	Rst2	Rst1	Rst0			
(0xFFFF_E300H)	Read/Write				١	N						
	After reset					0	$\wedge$					
	Function				See detailed	d descriptio	n					
		15	14	13	12	11	10	9	8			
	Bit symbol						$\mathcal{A}$					
	Read/Write				1	N						
	After reset					0 🔨 🗸	(//)					
	Function			1	1			1				
		23	22	21	20	19	18	17	16			
	Bit symbol											
	Read/Write											
	After reset				$\sim$	$\delta$		$\mathcal{A}(\mathcal{D})$	7			
	Function			1	$\square$		1					
		31	30	29	28	27	26	25	24			
	Bit symbol	Rstall										
	Read/Write					N		<u></u>				
	After reset	See		- 40		0	(Ga)	~				
	Function	See detailed					$\sum $					
		description			$\searrow$	$(\mathcal{O}$	/^					

Bit	Mnemonic	Field name	Description
31	Rstall	Reset all	Performs a software reset of the DMAC. If the Rstall bit is set to 1, the values of all the internal registers of the DMAC are reset to their initial values. All transfer requests are canceled and all four channels go into an idle state. 0: Don't care 1: Initializes the DMAC
7	Rst7	Reset 7	Performs a software reset of the DMAC channel 7. If the Rst7 bit is set to 1, internal registers of the DMAC channel 7 and a corresponding bit of the channel 7 of the RSR register are reset to their initial values. The transfer request of the channel 7 is canceled and the channel 7 goes into an idle state. 0: Don't care 1: Initializes the DMAC channel 7
6	Rst6	Reset 6	Performs a software reset of the DMAC channel 6. If the Rst6 bit is set to 1, internal registers of the DMAC channel 6 and a corresponding bit of the channel 6 of the RSR register are reset to their initial values. The transfer request of the channel 6 is canceled and the channel 6 goes into an idle state. 0: Don't care 1: Initializes the DMAC channel 6
5	Rst5	Reset 5	Performs a software reset of the DMAC channel 5. If the Rst2 bit is set to 1, internal registers of the DMAC channel 5 and a corresponding bit of the channel 5 of the RSR register are reset to their initial values. The transfer request of the channel 5 is canceled and the channel 5 goes into an idle state. 0: Don't care 1: Initializes the DMAC channel 5
4	Rst4	Reset 4	Performs a software reset of the DMAC channel 4. If the Rst2 bit is set to 1, internal registers of the DMAC channel 4 and a corresponding bit of the channel 4 of the RSR register are reset to their initial values. The transfer request of the channel 4 is canceled and the channel 4 goes into an idle state. 0: Don't care 1: Initializes the DMAC channel 4
3	Rst3	Reset 3	Performs a software reset of the DMAC channel 3. If the Rst2 bit is set to 1, internal registers of the DMAC channel 3 and a corresponding bit of the channel 3 of the RSR register are reset to their initial values. The transfer request of the channel 3 is canceled and the channel 3 goes into an idle state. 0: Don't care 1: Initializes the DMAC channel 3
2	Rst2	Reset2	Performs a software reset of the DMAC channel 2. If the Rst2 bit is set to 1, internal registers of the DMAC channel 2 and a corresponding bit of the channel 2 of the RSR register are reset to their initial values. The transfer request of the channel 2 is canceled and the channel 2 goes into an idle state. 0: Don't care 1: Initializes the DMAC channel 2
1	Rsti	Reset 1	Performs a software reset of the DMAC channel 1. If the Rst2 bit is set to 1, internal registers of the DMAC channel 1 and a corresponding bit of the channel 1 of the RSR register are reset to their initial values. The transfer request of the channel 1 is canceled and the channel 1 goes into an idle state. 0: Don't care 1: Initializes the DMAC channel 1
0	Rst0	Reset 0	Performs a software reset of the DMAC channel 0. If the Rst2 bit is set to 1, internal registers of the DMAC channel 0 and a corresponding bit of the channel 0 of the RSR register are reset to their initial values. The transfer request of the channel 0 is canceled and the channel 0 goes into an idle state. 0: Don't care 1: Initializes the DMAC channel 2

Fig. 10.3 DMA Control Register (DCR)

- (Note 1) If a write to the DCR register occurs during software reset right after the last round of DMA transfer is completed, the interrupt to stop DMA transfer is not canceled although the channel register is initialized.
- (Note 2) An attempt to execute a write (software reset) to the DCR register by DMA transfer is strictly prohibited.



# 10.3.2 Channel Control Registers (CCRn)

		7	6	5	4	3	2	1	0	
CCRn	Bit symbol	SAC	DIO	DA	VC	TrS	Siz	DI	PS	
(0xFFFF_E200H)	Read/Writ e	R/W	R/W	R/W R/W R/W					R/W	
(0xFFFF_E220H)	After reset				(	)				
(0xFFFF_E240H)	Function				See detailed	l description		Y		
(0xFFFF_E260H)		15	14	13	12	11	10	9	8	
(0xFFFF_E280H)	Bit symbol		ExR	PosE	Lev	SReq	RelEn	SIO	SAC	
(0xFFFF_E2A0H)	Read/Writ	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	e									
(0xFFFF_E2C0H)	After reset				0		<u>}</u>			
(0xFFFF_E2E0H)	Function	Always set			See d	etailed descr	iption	$\bigcirc$		
		this bit to			41	$\langle \rangle$	4	$\langle \rangle$	>	
		"0".				$\rightarrow$	<u></u>			
		23	22	21	20	19	18	17.	16	
	Bit symbol	NIEn	AblEn		$\mathcal{A}$		2-6	Big		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	After reset		1	Ĝ		0	$\overline{\mathcal{C}}$	> 1	0	
	Function		etailed ription	$\leq \langle \rangle$	Always set th	is bit to "0".	( )	See	Always	
							$\sum_{i}$	detailed	set this bit	
					~		<u></u>	description	to "0".	
		31	30	29	28	27	26	25	24	
	Bit symbol	Str		$\sum$	$\rightarrow$					
	Read/Write	W		$\rightarrow$					W	
	After reset				0					
	Function	See		ノ					Always	
		detailed	$\frown$		$\frown$				set this bit	
		description							to "0".	

# Fig. 10.4 Channel Control Register (CCRn) (1/2)

	Bit	Mnemonic	Field name	Description
	31	Str	Channel start	Start (initial value:-)
				Starts channel operation. If this bit is set to 1, the channel goes into
				a standby mode and starts to transfer data in response to a transfer
				request.
				Only a write of 1 is valid to the Str bit and a write of 0 is ignored. A
				read always returns 0.
				1: Starts channel operation
	24	_	(Reserved)	This is a reserved bit. Always set this bit to "0."
	23	NIEn	Normal completion	Normal Completion Interrupt Enable (initial value: 1)
			interrupt enable	1: Normal completion interrupt enable
				0: Normal completion interrupt disable
	22	AblEn	Abnormal completion	Abnormal Completion Interrupt Enable (initial value:1)
			interrupt enable	1: Abnormal completion interrupt enable
				0: Abnormal completion interrupt disable
	21	_	(Reserved)	This is a reserved bit. Although it's initial value is "1," always set this
				bit to "0".
	20	_	(Reserved)	This is a reserved bit. Always set this bit to "0."
	19	_	(Reserved)	This is a reserved bit. Always set this bit to "0."
	18		(Reserved)	This is a reserved bit. Always set this bit to "0."
	17	Big	Big-endian	Big Endian (initial value: 1)
		5	5	1: A channel operates by big-endian
				0: A channel operates by little-endian
	16		(Reserved)	This is a reserved bit. Always set this bit to "0."
	15		(Reserved)	This is a reserved bit. Always set this bit to "0."
	14	ExR	External request mode	External Request Mode (initial value: 0)
		_/		Selects a transfer request mode. (only for 2ch and 3ch)
				1:/External transfer request (interrupt request or external DREQn
				request)
				0: Internal transfer request (software initiated)
	13	PosE	Positive edge	Positive Edge (initial value: 0)
	-			The effective level of the transfer request signal INTDREQn or
		(	$ ( \vee ) )$	DREQn is specified. This function is valid only if the transfer request is an external transfer request (if the ExR bit is 1). If it is an internal
				transfer request (if the ExR bit is 0), the PosE value is ignored.
				Because the INTDREQn and DREQn signals are active at "L" level,
				make sure that this PosE bit is set to "0." 1: Setting prohibited
				0: The falling edge of the INTDREQn or DREQn signal or the "L"
				level is effective. The DACKn is active at "L" level.
	12	Lev	Level mode	Level Mode (initial value: 0)
				Specifies signal level or signal change for recognizing the external transfer request. This setting is valid only if a transfer request is the
		$\bigcirc$	20	external transfer request (if the ExR bit is 1). If the internal transfer
	$\land$	(( ))		request is specified as a transfer request (if the ExR bit is 0), the
				value of the Lev bit is ignored. Because the INTDREQn signal is active at "L" level, make sure that you set the Lev bit to "1." The state
~			$( \land ( \land ) )$	of active DREQn is determined by the Lev bit setting.
$\sim$				1: Level mode
				The level of the DREQn signal is recognized as a data transfer
	$\sim$	7	$\searrow$	request. (The "L" level is recognized if the PosE bit is 0.) 0: Edge mode
				A change in the DREQn signal is recognized as a data transfer
				request. (A falling edge is recognized if the PosE bit is 0.)
	11	SReq	Snoop request	Snoop Request (initial value: 0) The use of the snoop function is specified by asserting the bus
				control request mode. If the snoop function is used, the snoop
				function of the TX19A processor core is enabled and the DMAC can
				use the data bus of the TX19A processor core. If the snoop function
				is not used, the snoop function of the TX19A processor core does not work.
				1: Use snoop function (SREQ)

Bit	Mnemonic	Field name	Description
10	RelEn	Bus control release request enable	<ul> <li>Release Request Enable (initial value: 0)</li> <li>Acknowledgment of the bus control release request made by the TX19A processor core is specified. This function is valid only if GREQ is generated. This function cannot be used if SREQ is generated since the TX19A processor core cannot make a bus control release request.</li> <li>1: The bus control release request is acknowledged if the DMAC has control of the bus. If the TX19A processor core issues a bus control release request, the DMAC relinquishes control of the bus to the TX19A processor core at the break of bus operation.</li> <li>0: The bus control release request is not acknowledged.</li> </ul>
9	SIO	Transfer type selection	Source Type: continuous (initial value: 0) Specifies the transfer type. 1: Single transfer 0: Continuous transfer
8:7	SAC	Source Address Count	Source Address Count (initial value: 00) Specifies the manner of change in a source address. 1x: Address fixed 01: Address decrease 00: Address increase
6	Reserved	(Reserved)	Always set this bit to "0".
5:4	DAC	Destination address count	Destination Address Count (initial value: 00) Specifies the manner of change in a destination address. 1x: Address fixed 01: Address decrease 00: Address increase
3:2	TrSiz	Transfer unit	Transfer Size (initial value: 00) Specifies the amount of data to be transferred in response to one transfer request. 11: 8 bits (1 byte) 10: 16 bits (2 bytes) 0x: 32 bits (4bytes)
1:0	DPS	Device port size	Device Port Size (initial value: 00) Specifies the bus width of an I/O device designated as a source or destination device. 11: 8 bits (1 byte) 10: 16 bits (2bytes) 0x: 32 bits (4 bytes)

Fig. 10.4 Channel Control Register (CCRn) (2/2)

(Note 1) The CCRn register setting must be completed before the DMAC is put into a standby mode.

(Note 2) When accessing the internal I/O or transferring data by DMA in response to the DREQ pin request, make sure that you set the transfer unit <TrSiz> size to be the same as the device port size <DPS>.

(Note 3) In executing memory-to-memory data transfer, a value set in DPS becomes invalid.

•	-	•	-		-			
	7	6	5	4	3	2	1	0
Bit symbol					ReqS3	ReqS2		
Read/Write					R/W	R/W		
After reset					0			
Function		Always set t	his bit to "0".		See	See	Always set	t this bit to
					detailed	detailed	"0".	
					description	description	/	
	15	14	13	12	<u>11 (</u> )	10	9	8
Bit symbol					Ń	Å		
Read/Write					(			
After reset					0	)7		
Function							$\frown$	
	23	22	21	20 🗸	19	18	17	16
Bit symbol				$\backslash$	$\searrow$	1	$\mathcal{N}$	
Read/Write				$(\Omega)$	$\wedge$	6	$\langle \rangle >$	
After reset					0)		20	
Function			(	$\sim$		$\sim$	401	
	31	30	29	28	27	26	25	24
Bit symbol			A	$\searrow$		(Xa)		
Read/Write								
				$\sim$	0 (7)	/\	1 1	
					$\sim \vee$	$\mathcal{I}$		
	Bit symbol Read/Write After reset Function Bit symbol Read/Write After reset Function Bit symbol Read/Write After reset Function Bit symbol Bit symbol Bit symbol Bit symbol	7         Bit symbol         Read/Write         After reset         Function         15         Bit symbol         Read/Write         After reset         Function         23         Bit symbol         Read/Write         After reset         Function         23         Bit symbol         Read/Write         After reset         Function         31         Bit symbol         Read/Write         After reset         Function         31         Bit symbol         Read/Write         After reset         After reset	7     6       Bit symbol	Bit symbol       A         Read/Write       After reset         Function       Always set this bit to "0".         15       14         Bit symbol       After reset         Function       After reset         Function       23         22       21         Bit symbol       After reset         Function       23         23       22         After reset       After reset         Function       31         31       30         Bit symbol       After reset         Function       After reset         Function       After reset         Function       After reset         After reset       After reset         After reset       After reset         After reset       After reset	7     6     5     4       Bit symbol	7       6       5       4       3         Bit symbol       ReqS3       ReqS3       ReqS3         Read/Write       0       R/W         After reset       0       0         Function       Always set this bit to "0".       See detailed description         15       14       13       12       11         Bit symbol       0       0       0       0         Read/Write       0       0       0       0         After reset       0       0       0       0         Sit symbol       0       0       0       0         Bit symbol       0       0       0       0         After reset       0       0       0       0         After reset       0       0       0       0         31       30       29       28       27         Bit symbol       0       0       0       0         Read/Write       0       0       0       0	7         6         5         4         3         2           Bit symbol         ReqS3         ReqS2         ReqS3         ReqS2           Read/Write         R/W         R/W         R/W         R/W           After reset         0         Function         Always set this bit to "0".         See detailed detailed description           15         14         13         12         11         10           Bit symbol         Read/Write         0         Prinction         Prinction           23         22         21         20         19         18           Bit symbol         0         0         Prinction         Prinction         Prinction           23         22         21         20         19         18           Bit symbol         0         0         Prinction         Prinction         Prinction           31         30         29         28         27         26           Bit symbol         0         0         Prinction         Prinction         Prinction           31         30         29         28         27         26           Bit symbol         0         0         Prinction         <	7       6       5       4       3       2       1         Bit symbol       ReqS3       ReqS2       ReqS2       ReqS3       ReqS2       ReqS2       ReqS3       ReqS2       ReqS3       ReqS2       ReqS3       ReqS2       ReqS3       ReqS2       ReqS2       ReqS3       ReqS2       ReqS2       ReqS3       ReqS3       ReqS2       RedS3       ReqS3       ReqS2       RedS3       ReqS3       ReqS2       RedS3       ReqS3       ReqS2       RedS3       ReqS3       ReqS3       ReqS3       ReqS3       ReqS3       ReqS3       RedS3       Red

## 10.3.3 Request Select Register (RSR)

Bit	Mnemonic	Field name	Description
3	ReqS3	Request select (ch.3)	Request Select (initial value: 0)
			Selects a source of the external transfer request for the DMA
		$(( \leq))$	channel 3.
			1: Request made by DREQ3
			0: Request made by the interrupt controller (INTC)
2	ReqS2	Request select (ch.2)	Request Select (initial value: 0)
			Selects a source of the external transfer request for the DMA
			channel 2.
			1: Request made by DREQ2
			0: Request made by the interrupt controller (INTC)

//

(Note) Make sure to write "0" to bits 0, 1 and 4 through 7 of the RSR register.

Fig. 10.5 DMA Control Register (RSR)

# 10.3.4 Channel Status Registers (CSRn)

		7	6	5	4	3	2	1	0		
CSRn	Bit symbol										
(0xFFFF_E204H)	Read/Write						$\wedge$	R/W			
(0xFFFF_E224H)	After reset				0						
(0xFFFF_E244H)	Function		Always set this bit to "0".								
(0xFFFF_E264H)		15	14	13	12	11	(10)	9	8		
(0xFFFF_E284H)	Bit symbol					$\sim$	$\sim$				
(0xFFFF_E2A4H)	Read/Write					()	(/)				
(0xFFFF_E2C4H)			0								
(0xFFFF_E2E4H)	Function										
		23	22	21	20	19	18	17	16		
	Bit symbol	NC	AbC		BES	BED	Conf				
	Read/Write	R/W	R/W	R/W	R	R	R	$\langle / \rangle$			
	After reset				0	$\searrow$	<u> </u>				
	Function	See detailed		-		etailed descri	ption	$) \sim$			
				this bit to	$\sim$		'A G	$\mathcal{V}\mathcal{N}$			
				"0".				10/			
		31	30	29	28	27	26	25	24		
	Bit symbol	Act		- A			$\rightarrow$				
	Read/Write	R			$\searrow$	$\overline{\Omega}$					
	After reset			( )	0		<u></u>				
	Function	See	~	$\langle \rangle$		$\sim$	)				
		detailed		$\swarrow$							
		description				))					

# Fig. 10.6 Channel Status Register (CSRn) (1/2)

Bit	Mnemonic	Field name	Description
31	Act	Channel active	Channel Active (initial value: 0)
			Indicates whether the channel is in a standby mode:
			1: In a standby mode
			0: Not in a standby mode
23	NC	Normal completion	Normal Completion (initial value: 0) Indicates normal completion of channel operation. If an interrupt at normal completion is permitted by the CCR register, the DMAC requests an interrupt when the NC bit becomes 1. This setting can be cleared by writing 0 to the NC bit. If a request for an interrupt at normal completion was previously issued, the request is canceled when the NC bit becomes 0. If an attempt is made to set the Str bit to 1 when the NC bit is 1, an error occurs. To start the next transfer, the NC bit must be cleared to 0. A write of 1 will be ignored. 1: Channel operation has been completed normally.
22	AbC	Abnormal completion	Abnormal Completion (initial value: 0) Indicates abnormal completion of channel operation. If an interrupt at abnormal completion is permitted by the CCR register, the DMAC requests an interrupt when the AbC bit becomes 1. This setting can be cleared by writing 0 to the AbC bit. If a request for an interrupt at abnormal completion was previously issued, the request is canceled when the AbC bit becomes 0. Additionally, if the AbC bit is cleared to 0, each of the BES, BED and Conf bits are cleared to 0. If an attempt is made to set the Str bit to 1 when the AbC bit is 1, an error occurs. To start the next transfer, the AbC bit must be cleared to 0. A write of 1 will be ignored. 1: Channel operation has been completed abnormally. 0: Channel operation has not been completed abnormally.
21		(Reserved)	This is a reserved bit. Always set this bit to "0".
20	BES	Source bus error	Source Bus Error (initial value: 0)
20			1: A bus error has occurred when the source was accessed. 0: A bus error has not occurred when the source was accessed.
19	BED	Destination bus error	Destination Bus Error (initial value: 0)
			1: A bus error has occurred when the destination was accessed.
			0: A bus error has not occurred when the destination was accessed.
18	Conf	Configuration error	Configuration Error (initial value: 0)
			1: A configuration error has occurred.
			0: A configuration error has not occurred.
2:0	$(\frown)$	(Reserved)	These three bits are reserved bits. Always set them to "0."
	$(\bigcirc)$		al Status Register (CSRn) (2/2)

## Fig. 10.6 Channel Status Register (CSRn) (2/2)

# 10.3.5 Source Address Registers (SARn)

		7	6	5	4	3	2	1	0	
SARn	Bit symbol	, SAddr7	SAddr6	SAddr5	SAddr4	SAddr3	SAddr2	SAddr1	SAddr0	
(0xFFFF_E208H)	Read/Write			O/ (duito	R/		O/ tudiz	O/ (ddi 1	C/ (ddi 0	
(0xFFFF_E228H)	After reset				Indeter	minate	$(\bigcirc)$	>		
(0xFFFF_E248H)	Function				See detailed	description		)		
(0xFFFF_E268H)		15	14	13	12	, 11 ((	7//10	9	8	
(0xFFFF_E288H)	Bit symbol	SAddr15	SAddr14	SAddr13	SAddr12	SAddr11	SAddr10	SAddr9	SAddr8	
(0xFFFF_E2A8H) Read/Write R/W										
(0xFFFF_E2C8H)	After reset	After reset Indeterminate								
(0xFFFF_E2E8H)	Function		See detailed description							
		23	22	21	20	19	18	17	16	
	Bit symbol	SAddr23	SAddr22	SAddr21	SAddr20	SAddr19	SAddr18	SAddr17	SAddr16	
	Read/Write				R/	Ŵ	6			
	After reset				Indeter	minate 🔇	> (O			
	Function			(	See detailed	description	$\sum D$	2/)]		
		31	30	29	28	27	26	25	24	
	Bit symbol	SAddr31	SAddr30	SAddr29	SAddr28	SAddr27	SAddr26	SAddr25	SAddr24	
	Read/Write				R/	W				
	After reset			$( \land )$	Indeter	minate				
	Function		(		See detailed	l description	))			

Bit	Mnemonic	Field name	Description
31:0	SAddr	Source address	Source Address (initial value: -)
		$\mathcal{C}$	Specifies the address of the source from which data is transferred
		(( ))	using a physical address. This address changes according to the
			SAC and TrSiz settings of CCRn and the SACM setting of DTCRn.

# Fig. 10.7 Source Address Register (SARn)

## 10.3.6 Destination Address Register (DARn)

	$\sim$	_									
		7	6	5	4	3	2	1	0		
DARn	Bit symbol	DAddr7	DAddr6	DAddr5	DAddr4	DAddr3	DAddr2	DAddr1	DAddr0		
(0xFFFF_E20CH)	Read/Write				R/	W					
(0xFFFF_E22CH)	After reset				Indeter	minate	$\left( \left( \right) \right)$	>			
(0xFFFF_E24CH)	Function				See detailed	description		)*			
(0xFFFF_E26CH)		15	14	13	12	11 ((	7/10	9	8		
(0xFFFF_E28CH)	Bit symbol	DAddr15	DAddr14	DAddr13	DAddr12	DAddr11	DAddr10	DAddr9	DAddr8		
(0xFFFF_E2ACH)	Read/Write				R/	W	$\Box$				
(0xFFFF_E2CCH)	After reset				Indeter	minate	$\geq$				
(0xFFFF_E2ECH)	Function		See detailed description								
		23 22 21 20 19 18 17							16		
	Bit symbol	DAddr23	DAddr22	DAddr21	DAddr20	DAddr19	DAddr18	DAddr17	DAddr16		
	Read/Write				R/	$\sim$	24				
	After reset				Indeter	minate 🔿	(O)				
	Function				See detailed	description	$\sim$	//))			
		31	30	29	28	27	26	25	24		
	Bit symbol	DAddr31	DAddr30	DAddr29	DAddr28	DAddr27	DAddr26	DAddr25	DAddr24		
	Read/Write	R/W									
	After reset			$\langle \rangle$	Indeter	minate					
	Function		(	400	See detailed	I description	))				
			2								

Bit	Mnemonic	Field name	Description
31:0	DAddr	Destination address	Destination Address (initial value: -)
		(C)	Specifies the address of the destination to which data is transferred
		$(( \leq))$	using a physical address. This address changes according to the
			DAC and TrSiz settings of CCRn and the DACM setting of DTCRn.

Fig. 10.8 Destination Address Register (DARn)

# 10.3.7 Byte Count Registers (BCRn)

		7	6	5	4	3	2	1	0		
BCRn	Bit symbol	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0		
(0xFFFF_E210H)	Read/Write				R/	W	$\land$				
(0xFFFF_E230H)	After reset				C	)					
(0xFFFF_E250H)	Function				See detailed	description	( )				
(0xFFFF_E270H)		15	14	13	12	11	(10)	9	8		
(0xFFFF_E290H)	Bit symbol	BC15	BC14	BC13	BC12	BC11	BC10	BC9	BC8		
(0xFFFF_E2B0H )	Read/Write		R/W								
(0xFFFF_E2D0H )	After reset	0									
(0xFFFF_E2F0H)	Function				See detailed	description		$\frown$			
		23	22	21	20	19	18	17	16		
	Bit symbol	BC23	BC22	BC21	BC20	BC19	BC18	BC17	BC16		
	Read/Write				( ( R/	w	6	$\gamma > \gamma$			
	After reset					3) <		20			
	Function			(	See detailed	description	$ \sqrt{1} $	<i>401</i>			
		31	30	29	28	27	26	25	24		
	Bit symbol			Å	$\checkmark$		54				
	Read/Write						$\overline{\boldsymbol{\mathcal{S}}}$				
	After reset			$\square$	<u> </u>	) ((7/	$\langle \uparrow \rangle$				
Function											

Bit	Mnemonic	Field name	Description
23:0	BC	Byte count	Byte Count (initial value: 0)
		$(C \land$	Specifies the number of bytes of data to be transferred. The address
			decreases by the number of pieces of data transferred
			(a value specified by TrSiz of CCRn).

# Fig. 10.9 Byte Count Register (BCRn)

# 10.3.8 DMA Transfer Control Register (DTCRn)

		7	6	5	4	3	2	1	0
DTCRn	Bit symbol				DACM		$\langle$	SACM	
(0xFFFF_E218H)	Read/Write				R/W		$\geq$	R/W	
(0xFFFF_E238H)	After reset				(	)		$\geq$	
(0xFFFF_E258H)	Function			See o	detailed desc	ription	See d	letailed desc	ription
(0xFFFF_E278H)		15	14	13	12	11 ((	7/10	9	8
(0xFFFF_E298H)	Bit symbol					$\swarrow$	$\mathcal{T}$		
(0xFFFF_E2B8H)	Read/Write						$\bigcirc$		
(0xFFFF_E2D8H)	After reset				(		$\geq$		
(0xFFFF_E2F8H) Function									
		23	22	21	20	19	18	17	16
	Bit symbol							$\frac{1}{2}$	
	Read/Write				$\overline{\Omega}$	$\sim$	14		
	After reset					$) \qquad	$ ( \bigcirc $		
	Function				$\sim$		N A Y	$\mathcal{I}(\mathcal{A})$	
		31	30	29	28	27	26	25	24
	Bit symbol			H H		$\int$			
	Read/Write						$\sum$		
	After reset				$\rightarrow$ $\alpha$	) $(a)$			
	Function			20 /	>		))		
			4	$\bigcirc$		$\sim$			

Bit	Mnemonic	Field name	Description
5:3	DACM	Destination address	Destination Address Count Mode
		count mode	Specifies the count mode of the destination address.
		(( ))	000: Counting begins from bit 0
			001: Counting begins from bit 4
		(0)	010: Counting begins from bit 8
		$ ( \vee / ) )$	011: Counting begins from bit 12
		$)) \smile $	100: Counting begins from bit 16
			101: Setting prohibited
			110: Setting prohibited
			111: Setting prohibited
2:0	SACM	Source address count	Source Address Count Mode
		mode	Specifies the count mode of the source address.
			000: Counting begins from bit 0
	$\square$	A	001: Counting begins from bit 4
$\sim$	(())		010: Counting begins from bit 8
			011: Counting begins from bit 12
/		$( \land ( \land ) )$	100: Counting begins from bit 16
			101: Setting prohibited
			110: Setting prohibited
	$\rightarrow$	$\searrow$	111: Setting prohibited



# 10.3.9 Data Holding Register (DHR)

	/	7	6	5	4	3	2	1	0
DHR	Bit symbol	DOT7	DOT6	DOT5	DOT4	DOT3	DQT2	DOT1	DOT0
(0xFFFF_E30CH)	Read/Write				R/	W	$\geq$		
	After reset				C	)		$\geq$	
	Function				See detailed	description	$\sim$	)	
		15	14	13	12	11 ((	7/10	9	8
	Bit symbol	DOT15	DOT14	DOT13	DOT12	DOT11	DØ710	DOT9	DOT8
	Read/Write				R/	W			
	After reset				C		$\overline{\langle}$		
	Function	ction See detailed description							
		23	22	21	20	19	18	17	16
	Bit symbol	DOT23	DOT22	DOT21	DOT20	DOT19	DOT18	DOT17	DOT16
	Read/Write				R/	Ŵ	6		
	After reset					) <	> (O)		
	Function				See detailed	description	$\sum D$	2/))	
		31	30	29	28	27	26	25	24
	Bit symbol	DOT31	DOT30	DOT29	DOT28	DOT27 (	DOT26	DOT25	DOT24
	Read/Write				R/	w			
	After reset				> c	$\left( \overline{q} \right)$			
	Function		(	21	See detailed	description	)		

Bit	Mnemonic	Field name	Description
31 : 0	DOT	Data on transfer Data on Transfer (initial	value: 0)
		Data that is read from	the source in a dual-address data transfer
		( ) mode.	

# Fig. 10.11 Data Holding Register (DHR)

## **10.4 Functions**

The DMAC is a 32-bit DMA controller capable of transferring data in a system using the TX19A processor core at high speeds without routing data via the core.

### 10.4.1 Overview

(1) Source and destination

*S* 

The DMAC handles data transferred within memory space. A device where the data is output is called a source device and a device where the data is input is called a destination device. The memory device can be designated as a source or destination device.

An interrupt factor can be attached to a transfer request to be sent to the DMAC. If an interrupt factor is generated, the interrupt controller (INTC) issues a request to the DMAC (the TX19A processor core is not notified of the interrupt request. For details, see description on Interrupts.). The request issued by the INTC is cleared by the DACKn signal. Therefore, a request made to the DMAC is cleared after completion of each data transfer (transfer of the amount of data specified by TrSiz) if a single transfer is designated to select a transfer type (SIO BIT). On the other hand, the DACKn signal is asserted only when the number of bytes transferred (value set in the BCRn register) becomes "0" at a continuous transfer. Therefore, one transfer request allows data to be transferred successively without a pause.

For example, if data is transferred between an internal I/O and the internal (external) memory of the TMP19A63, a request made by the internal I/O to the DMAC is cleared after completion of each data transfer. The transfer operation is always put in a standby mode for the next transfer request unless the number of bytes transferred (value set in the BCRn register) becomes "0." Therefore, the DMA transfer operation continues until the value of the BCRn register becomes "0."

(2) Bus control arbitration (bus arbitration)

In response to a transfer request made inside the DMAC, the DMAC requests the TX19A processor core to arbitrate bus control authority. When a response signal is returned from the core, the DMAC acquires bus control authority and executes a data transfer bus cycle.

In acquiring bus control for the DMAC, use or nonuse of the data bus of the TX19A processor core can be specified; specifically either snoop mode or non-snoop mode can be specified for each channel by using bit 11 (SReq) of the CCRn register.

There are cases in which the TX19A processor core requests the release of bus control authority. Whether or not to respond to this request can be specified for each channel by using the bit 10 (ReIEn) of the CCRn register. However, this function can only be used in non-snoop mode (GREQ). In snoop mode (SREQ), the TX19A processor core cannot request the release of bus control; therefore this function cannot be used.

When there are no more transfer requests, the DMAC releases the bus control.

### (Note 1) Do not bring the TX19A to a halt when the DMAC is in operation.

(Note 2) Stop the DMAC before putting the TX19A into IDLE (doze) mode while snoop function is active.

### (3) Transfer request modes

Two transfer request modes are used for the DMAC: an internal transfer request mode and an external transfer request mode.

In the internal transfer request mode, a transfer request is generated inside the DMAC. Setting a start bit (Str bit of the channel control register CCRn) in the internal register of the DMAC to "1" generates a transfer request, and the DMAC starts to transfer data.

In the external transfer request mode, after a start bit is set to "1," a transfer request is generated when a transfer request signal INTDREQn output by the INTC is input, or when a transfer request signal DREQn output by an external device is input. For the DMAC, two modes are provided: the level mode in which a transfer request is generated when the "L" level of the INTDREQn signal is detected and a mode in which a transfer request is generated when the falling edge or "L" level of the DREQn signal is detected.

(4) Address mode

The DMAC of the TMP19A63 provides only one address mode, a dual address mode. A single address mode is not available. In the dual address mode, data can be transferred within memory space. Source and destination device addresses are output by the DMAC. To access an I/O device, the DMAC asserts the DACKn signal. In the dual address mode, two bus operations, a read and a write, are executed. Data that is read from a source device for transfer is first put into the data holding register (DHR) inside the DMAC and then written to a destination device.

### (5) Channel operation

The DMAC has eight channels (channels 0 through 7). A channel is activated and put into a standby mode by setting a start (Str) bit in the channel control register (CCRn) to "1."

If a transfer request is generated when a channel is in a standby mode, the DMAC acquires bus control authority and transfers data. If there is no transfer request, the DMAC releases bus control authority and goes into a standby mode. If data transfer has been completed, a channel is put in an idle state. Data transfer is completed either normally or abnormally (e.g. error occurrence). An interrupt signal can be generated upon completion of data transfer.




Fig. 10.12 shows the state transitions of channel operation.

Fig. 10.12 Channel Operation State Transition

### (6) Combinations of transfer modes

The DMAC can transfer data by combining each transfer mode as follows:

Transfer request	Edge/level	Address mode	Transfer type	
Internal	_		Continuous	
External	"L" level (INTDREQn)	Dual	Single	
Future	"L" level (DREQn)	Dual	Continuous	
External	Falling edge (DREQn)		Single	
	· · · · ·			

#### (7) Address changes

Address changes are broadly classified into three types: increases, decreases and fixed. The type of address change can be specified for each source and destination address by using SAC and DAC in the CCRn register. If a single transfer is selected as a source or destination device, SAC or DAC in the CCRn register must be set to "fixed".

If address increase or decrease is selected, the bit position for counting can be specified using SACM for the source address or DACM for the destination address in the DTCRn register. To specify the bit position for counting a source address, any of the bits 0, 4, 8, 12 and 16 can be specified as the bit position for address counting. If 0 is selected, an address increases or decreases as per normal. By selecting bits 4, 8, 12 or 16, it is possible to increase or decrease an address irregularly.

Examples of address changes are shown below.

Example 1. Monotonic increase for a source device and irregular increase for a destination device

SAC: Address increase DAC: Address increase TrSiz: Transfer unit 32 bits Source address: 0xA000_1000 Destination address: 0xB000_0000 SACM: 000 → counting to begin from bit 0 of the address counter DACM: 001 → counting to begin from bit 4 of the address counter

 Source
 Destination

 1st
 0xA000_1000
 0xB000_0000

 2nd
 0xA000_1004
 0xB000_0010

3rd 0xA000_1008 0xB000_0020

4th 0xA000_100C 0xB000_0030

Example 2: Irregular decrease for a source device and monotonic decrease for a destination device

SAC: Address decrease DAC: Address decrease TrSiz: Transfer unit 16 bits Source address: initial value 0xA000_1000 Destination address: 0xB000_0000 SACM: 010 → counting to begin from bit 8 of the address counter DACM: 000 → counting to begin from bit 0 of the address counter Source Destination 1st 0xA000_1000 0xB000_0000 2nd 0x9FFF_FF00 0xAFFF_FFFE 3rd 0x9FFF_FE00 0xAFFF_FFFE

## 10.4.2 Transfer Request

For the DMAC to transfer data, a transfer request must be issued to the DMAC. There are two types of transfer request: an internal transfer request and an external transfer request. Either of these transfer requests can be selected and specified for each channel.

Whichever is selected, the DMAC acquires the bus control authority and starts to transfer data if the transfer request is generated after the start of channel operation.

Internal transfer request

A transfer request is generated immediately if the Str bit of CCR is set to "1" when the ExR bit of CCRn is "0". This transfer request is called an internal transfer request.

The internal transfer request is valid until the channel operation is completed. Therefore, data can be transferred continuously unless transition to a channel with higher priority or transition of the bus control authority to a bus master with higher priority occurs.

Continuous transfer is only available with internal transfer request.

External transfer request

Setting the Str bit of CCR to "1" allows a channel to go into a standby mode if the ExR bit of CCRn is "1". The INTC or an external device generates the INTDREQn or DREQn signal for this channel to notify the DMAC of a transfer request, and then a transfer request is generated. This transfer request is called an external transfer request and is used for the continuous or single transfers.

The TMP19A63 recognizes the transfer request signal by detecting the "L" level of the INTDREQN signal or by detecting the falling edge or "L" level of the DREQN signal.

The unit of data to be transferred in response to one transfer request is specified in the TrSiz field of CCRn. 32, 16 or 8 bits can be selected.

See the next page for the detailed descriptions on transfer requests using INTDREQn and DREQn.

① A transfer request made by the interrupt controller (INTC)

The DACKn signal can clear a transfer request made by the interrupt controller. This DACKn signal is asserted only if a bus cycle for a single transfer or the number of bytes (value set in the BCRn register) transferred at continuous transfer becomes "0." Therefore, at the single transfer, the amount of data specified by TrSiz is transferred only once because INTDREQn is cleared upon completion of one data transfer from one transfer request. On the other hand, at the continuous transfer, it can be transferred successively in response to a transfer request because INTDREQn is not cleared until the number of bytes transferred (value set in the BCRn register) becomes "0."

Note that there is a possibility that the DMA transfer might be executed once after the interrupt is cleared depending on the timing if the DMAC acknowledges an interrupt set in INTDREQn and this interrupt is cleared by the INTC before the DMA transfer begins.

### ② A transfer request made by an external device

External pins (DREQ3 and DREQ2) are internally wired to allow them to function as pin of the port Q. These pins can be selected by setting the function control register PFFC to an appropriate setting.

In the edge mode, the DREQn signal must be negated and then asserted for each transfer request to create an effective edge. In the level mode, however, successive transfer requests can be recognized by maintaining an effective level. At continuous transfer, only the "L" level mode can be used. At single transfer, only the falling edge mode can be used.

### - Level mode

In the level mode, the DMAC detects the "L" level of the DREQn signal upon the rising of the internal system clock. If it detects the "L" level of the DREQn signal when a channel is in a standby mode, it goes into transfer mode and starts to transfer data. To use the DREQn signal at an active level, the PosE bit (bit 13) of the CCRn register must be set to "0." The DACKn signal is active at the "L" level, as in the case of the DREQn signal.

If an external circuit asserts the DREQn signal, the DREQn signal must be maintained at the "L" level until the DACKn signal is asserted. If the DREQn signal is negated before the DACKn signal is asserted, a transfer request may not be recognized.

If the DREQn signal is not at the "L" level, the DMAC judges that there is no transfer request, and starts a transfer operation for other channels or releases bus the control authority and goes into a standby mode.

The unit of a transfer request is specified in the TrSiz field (<bit3:2>) of the CCRn register.

DREQn		/	
A[31:1]	X	Data transfer	
DACKn			/




### - Edge mode

In the edge mode, the DMAC detects the falling edge of the DREQn signal. If it detects the falling edge of the DREQn signal upon the rising of the internal system clock (the case in which the "L" level is detected upon the rising of the system clock although it was not detected upon the rising of the previous system clock) when a channel is in a standby mode, it judges that there is a transfer request, goes into transfer mode, and starts a transfer operation. To detect the falling edge of the DREQn signal, the PosE bit (bit 13) of the CCRn register must be set to "0," and the Lev bit (bit 12) must also be set to "0." The DACKn signal is active at the "L" level.

If the falling edge of the DREQn signal is detected after the DACKn signal is asserted, the next data is transferred without a pause.

If there is no falling edge of the DREQn signal after the DACKn signal is asserted, the DMAC judges that there is no transfer request, and starts a transfer operation for other channels or goes into a standby mode after releasing bus control authority.

The unit of a transfer request is specified in the TrSiz field (<bit3:2>) of the CCRn register.



### 10.4.3 Address Mode

In the address mode, you can specify whether the DMAC executes data transfers by outputting addresses to both source and destination devices or it does by outputting addresses to either a source device or a destination device. The former is called as the dual address mode, and the latter is called as the single address mode. For TMP19A63, only the dual address mode is available.

In the dual address mode, the DMAC first performs a read of the source device by storing the data output by the source device in one of its registers (DHR). It then executes a write on the destination device by writing the stored data to the device, thereby completing the data transfer.




Fig. 10.15 Basic Concept of Data Transfer in the Dual Address Mode

The unit of data to be transferred by the DMAC is the amount of data (32, 16 or 8 bits) specified in the TrSiz field of the CCRn. One unit of data is transferred each time a transfer request is acknowledged. In the dual address mode, the unit of data is read from the source device, put into the DHR and written

In the dual address mode, the unit of data is read from the source device, put into the DHR and written to the destination device.

Access to memory takes place when the specified unit of data is transferred. If access to external memory takes place, 16-bit access takes place twice if the unit of data is set to 32 bits and the bus width set in the CS wait controller is 16 bits. Likewise, if the unit of data is set to 32 bits and the bus width set in the CS wait controller is 8 bits, 8-bit access takes place four times.

### **10.4.4 Channel Operation**

A channel is activated if the Str bit of the CCRn in each channel is set to "1." If a channel is activated, an activation check is conducted and the channel is put into a standby mode if no error is detected.

The DMAC acquires bus control authority and starts to transfer data if a transfer request is generated when a channel is in a standby mode.

Channel operation is completed either normally or abnormally (e.g. occurrence of an error). One of the conditions is indicated to the CSRn.

#### Start of channel operation

A channel is activated if the Str bit of the CCRn is set to "1".

When a channel is activated, a configuration error check is conducted and the channel is put into a standby mode if no error is detected. If an error is detected, the channel is gone into the abnormal completion. When a channel goes into a standby mode, the Act bit of the CSRn of that channel becomes "1".

A transfer request is generated immediately if a channel is programmed to start operation in response to an internal transfer request. Then the DMAC acquires bus control authority and starts to transfer data. The DMAC acquires bus control authority after INTDREQn or DREQn is asserted and starts to transfer data if a channel is programmed to start operation in response to an external transfer request.

#### Completion of channel operation

A channel completes operation either normally or abnormally and one of these states is indicated to the CSRn.

Channel operation does not start and the completion of operation is considered to be abnormal completion if "1" is set to the Str bit of the CCRn register when the NC or AbC bit of the CSRn register is "1,"

Normal completion

Channel operation is considered to have been completed normally in the case shown below. For the normally completed channel operation, it needs to be completed after the transfer of a unit of data (value specified in the TrSiz field of CCRn) is completed successfully.

When the contents of BCRn become 0 and data transfer is completed.

Abnormal completion

Cases of abnormal completion of DMAC operation are as follows:

Completion due to a configuration error

A configuration error occurs if there is a mistake in the DMA transfer setting. Because a configuration error occurs before data transfer begins, values specified in SARn, DARn and BCRn remain the same as when they were initially specified. If channel operation is completed abnormally due to a configuration error, the AbC bit of the CSRn is set to "1" along with the Conf bit. Causes of a configuration error are as follows:

- Both SIO and DIO were set to "1."

- The Str bit of CCRn was set to "1" when the NC bit or AbC bit of CSRn was "1."

- A value that is not an integer multiple of the unit of data was set for BCRn.

– A value that is not an integer multiple of the unit of data was set for SARn or DARn.

-A prohibited combination of a device port size and a unit of data to be transferred were set.

- The Str bit of CCRn was set to "1" when the BCRn value was "0."

Completion due to a bus error

If the DMAC operation has been completed abnormally due to a bus error, the AbC bit of CSRn is set to "1" and the BES or BED bit of CSRn is set to "1."

A bus error was detected during data transfer.

(Note) If the DMAC operation has been completed abnormally due to a bus error, BCR, SAR and DAR values cannot be guaranteed. If a bus error persists, refer to 21. "List of Functional Registers" appears later in this document.

### **10.4.5 Order of Priority of Channels**

Concerning the eight channels of the DMAC, the smaller the channel number assigned to each channel, the higher the priority. If a transfer request is generated to channels 0 and 1 simultaneously, a transfer request for channel 0 is processed with higher priority and the transfer operation is performed accordingly. When the transfer request for channel 0 is cleared, the transfer operation for channel 1 is performed if the transfer request still exists (an internal transfer request is retained if it is not cleared. The interrupt controller retains an external transfer request if the active state for an interrupt request assigned to DMA requests in the interrupt controller is set to edge mode. However, the interrupt controller does not retain an external transfer request if the active state is set to level mode. If the active state for an interrupt request assigned to DMA requests assigned to DMA requests in the interrupt request signal).

If a transfer request is generated when data is being transferred through channel 1, a channel transition occurs at channel 0, that is, data transfer through channel 1 is temporarily suspended and data transfer through channel 0 is started. When the transfer request for channel 0 is cleared, data transfer through channel 1 resumes.

Channel transitions occur upon the completion of data transfers (when the writing of all data in the DHR has been completed).

### **Interrupts**

Upon completion of a channel operation, the DMAC can generate interrupt requests (INTDMAn: DMA transfer completion interrupt) to the TX19A processor core with two types of interrupts available: a normal completion interrupt and an abnormal completion interrupt.

INTDMA0: 0ch, INTDMA1: 1ch, INTDMA1: 2ch, INTDMA1: 3ch

### Normal completion interrupt

If a channel operation is completed normally, the NC bit of CSRn is set to "1." If a normal completion interrupt is authorized for the NIEn bit of the CCRn, the DMAC requests the TX19A processor core to authorize an interrupt.

### Abnormal completion interrupt

If a channel operation is completed abnormally, the AbC bit of CSRn is set to "1." If an abnormal completion interrupt is authorized for the AbIEn bit of the CCRn, the DMAC requests the TX19A processor core to authorize an interrupt.

## 10.5 Timing Diagrams

DMAC operations are synchronous to the rising edges of the internal system clock.

### 10.5.1 Dual Address Mode

Continuous transfer •

Fig. 10.16 shows an example of the timing with which 16-bit data is transferred from one external memory (16-bit width) to another (16-bit width). Data is actually transferred successively until BCRn becomes "0."




Fig. 10.16 Dual address mode (continuous transfer)

Single transfer (1)

Fig. 10.17 shows an example of the timing if the unit of data to be transferred is set to 16 bits and the device port size is set to 16 bits.





Fig. 10.17 Dual address mode (single transfer)

### • Single transfer (2)

Fig. 10.18 shows an example of the single transfer timing if the unit of data to be transferred is set to 16 bits and the device port size is set to 16 bits.



### 10.5.2 DREQn-Initiated Transfer Mode

• Data transfer from internal RAM to external memory (multiplexed bus, 5-wait insertion, level mode)

Fig. 10.19 shows two timing cycles in which 16-bit data is transferred twice from internal RAM to external memory (16-bit width).

Internal system clock		<mark>&lt;</mark> (7+α) clock →	▶	<del>5 waits ►</del>	$\wedge$	$\overline{0}$	
DACKn     ALE       ALE     Algorithm       A[23:16]     Add       AD [15:0]     Add       RD     Add       WR     Add       HWR     Add       CSn     Add	Internal system clo					<u>u pour</u>	
A [23:16] Add Add Data Add Data Add Data CAdd CAdd CAdd CAdd CAdd CAdd CAdd CAd							<b></b>
AD [15:0] RD WR HWR CSn	ALE		┝┥				
RD	A [23:16]			Add			7
WR			-{ Add {	Data		Add y Data	
	HWR			G			J
				$\leq \langle$			
			1				]

### Fig. 10.19 Level Mode (from Internal RAM to External Memory)

Data transfer from external memory to internal RAM (multiplexed bus, 5-wait insertion, level mode)

Fig. 10.20 shows two timing cycles in which 16-bit data is transferred twice from external memory (16-bit width) to internal RAM.

	4
DREQn	
DACKn	
	<u> </u>
A [23:16]	
AD [15:0]	)( <u>Add)(Data</u> )
RD	
WR	
HWR	
CSn	
R/W	

### Fig. 10-20 Level Mode (from External Memory to Internal RAM)

• Data transfer from internal RAM to external memory (separate bus, 5-wait insertion, level mode)

Fig. 10.21 shows two timing cycles in which 16-bit data is transferred twice from internal RAM to external memory (16-bit width).




Fig. 10.21 Level Mode (Internal RAM to External Memory)

 Data transfer from external memory to internal RAM (separate bus, 5-wait insertion, level mode)

Fig. 10.22 shows two timing cycles in which 16-bit data is transferred twice from external memory (16-bit width) to internal RAM.




Fig. 10.22 Level Mode (from External Memory to Internal RAM)

• Data transfer from internal RAM to external memory (multiplexed bus, 5-wait insertion, edge mode)

Fig. 10.23 shows one timing cycle in which 16-bit data is transferred once from internal RAM to external memory (16-bit width).

Internal clock	system		₄ (7+α) clo	^{ck} ►	-	4 5 waits 5 waits		
DREQn		Ĺ				$\sim$ (7)	75	
DACKn				ĺ				
ALE				ľ			>	
A [23:16]						Add		$\bigcirc$
AD [15:0]					Add	Data		
RD							(	
WR								
HWR					C		$\sim$	
CSn					20		$\langle \rangle$	
R∕W					$\overline{\langle}$		)	

### Fig. 10.23 Edge Mode (from Internal RAM to External Memory)

 $(\overline{\Omega})$ 

• Data transfer from external memory to internal RAM (multiplexed bus, 5-wait insertion, edge mode)

Fig. 10.24 shows one timing cycle in which 16-bit data is transferred once from external memory (16-bit width) to internal RAM.

Internal system	(7+α) clock		5 waits	
DREQn		$\geq$		
DACKn		~		
	<4(			-
A [23:16]			Add	
AD [15:0]		Add (	Data	)
RD				
WR				
HWR				
CSn				
R∕₩				

### Fig. 10.24 Edge Mode (from External Memory Internal RAM)

• Data transfer from internal RAM to external memory (separate bus, 5-wait insertion, edge mode)

Fig. 10.25 shows one timing cycle in which 16-bit data is transferred once from internal RAM to external memory (16-bit width).




Fig. 10.25 Edge Mode (from Internal RAM to External Memory)

Data transfer from external memory to internal RAM (separate bus, 5-wait insertion, edge mode)

Fig. 10.26 shows one timing cycle in which 16-bit data is transferred once from external memory (16-bit width) to internal RAM.

Internal system clock	(7+α) clock		5 waits	
DREQn		$\checkmark$		
DACKn				
A [23:0]		$\square$	Add	
D [15:0]			Data	<u>}</u>
RD				<u> </u>
WR				
HWR				
CSn		ļ		
R∕W		<u> </u>		

Fig. 10.26 Edge Mode (from External Memory Internal RAM)

### 10.6 Case of Data Transfer

The settings described below relate to a case in which serial data received (SCnBUF) is transferred to the internal RAM by DMA transfer. DMA (ch.0) is used to transfer data. The DMA0 is activated by a receive interrupt generated by SIO1.

< DMA setting >

- Channel used: 0
- Source address: SC1BUF
- Destination: (Physical address) 0xFFFF_9800
- Number of bytes transferred: 256 byte

< Serial channel setting >

- Data length 8 bits: UART
- Serial channel: ch1
- Transfer rate: 9600bps

### <SIO ch.1 setting >

	-		
IMC5LL	$\leftarrow$	x111, x100	/* assigned to DMC0 activation factor * /
INTCLR	$\leftarrow$	0x050	/* IVR [8:0], INTRX1 interrupt factor * /
SC1MOD0	$\leftarrow$	0x29	/* UART mode, 8-bit length, baud rate generator * /
SC1CR	$\leftarrow$	0x00	
BR1CR	$\leftarrow$	0x1F	/* @fc = 40 MHz */
<dma0 sett<="" td=""><td>ing&gt;</td><td>$( \bigcirc \bigcirc \bigcirc$</td><td></td></dma0>	ing>	$( \bigcirc \bigcirc \bigcirc$	
DCR	$\leftarrow$	0x8000_0000	/* DMA reset */
IMCFHL	$\leftarrow$	x000, x000	/* disable interrupt * /
INTCLR	~	0x0F8	/* IVR [8:0] value * /
IMCFHL	←)_	x000, x100	/* level = 4 (any given value) */
DTCR0	÷ (	0x0000_0000	/* DACM = 000 * / /* SACM = 000 * /
SAR0	←	0xFFFF_F208	/* physical address of SC1BUF */
DARO	⇇	0xFFFF_9800	/* physical address of destination to which data is transferred */
BCR0	Ł	0x0000_00FF	/* 256 (number of bytes transferred) /
CCR0	$\leftarrow$	0x80C0_5B0F	/* DMA ch.0 setting */
(Conte	2	31     27     23       1     0     0     0     0     0     1       15     11     7       0     1     1     1     1     1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$

## 11. 16-bit Timer/Event Counters (TMRBs)

Each of the thirty-six channels (TMRB00 through TMRB23) has a multi-functional 16-bit timer/event counter. TMRBs operate in the following four operation modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable square-wave output (PPG) mode
- Two-phase pulse input counter mode (quad/normal-speed, TMRB0C and TMRB12 only ).

The use of the capture function allows TMRBs to operate in three other modes:

- Frequency measurement mode
- Pulse width measurement mode
- Time difference measurement mode

Each channel consists of a 16-bit up-counter, two 16-bit timer registers (one of which is double-buffered), two 16-bit capture registers, two comparators, a capture input control, a timer flip-flop and its associated control circuit. Timer operation modes and the timer flip-flop are controlled by a register.

Each channel (TMRB00~TMRB23) functions independently and the channels operate in the same way, except for the differences in their specifications as shown in Table 11.1 and the two-phase pulse count function. Therefore, the operational descriptions here are only for TMRB14 and for the two-phase pulse count function (TMRB0C, TMRB12).

Specificatio	Channel	TMRB00	TMRB01	TMRB02	TMRB03		
	External clock/ capture trigger input pins	-	-	-	-		
	Timer flip-flop output pin	-	-	- ()			
Internal signals	Timer for capture triggers			$\sim (75)$	<i>·</i>		
	Timer RUN register	TB00RUN (0xFFFF_F200)	TB01RUN (0xFFFF_F210)	TB02RUN (0xFFFF_F220)	TB03RUN (0xFFFF_F230)		
	Timer control register	TB00CR (0xFFFF_F201)	TB01CR (0xFFFF_F211)	TB02CR (0xFFFF_F221)	TB03CR (0xFFFF_F231)		
	Timer mode register	TB00MOD (0xFFFF_F202)	TB01MOD (0xFFFF_F212)	TB02MOD (0xFFFF_F222)	TB03MOD (0xFFFF_F232)		
	Timer flip-flop control register	TB00FFCR (0xFFFF_F203)	TB01FFCR (0xFFFF_F213)	TB02FFCR(0xFFFF_F223)	TB03FFCR (0xFFFF_F233)		
	Timer status register	TB00ST (0xFFFF_F204)	TB01ST (0xFFFF_F214)	TB02ST (0xFFFF_F224)	TB03ST (0xFFFF_F234)		
Register	Timer up counter	TB00UCL	TB01UCL	TB02UCL	TB03UCL		
names	register	TB00UCH	ТВ01UCH	тво2ИСН 🔷 🕓	твозисн		
(addresses)	Timer register	TB00RG0H(0xFFFF_F209) TB00RG1L (0xFFFF_F20A)	TB01RG0H 0xFFFF_F219) TB01RG1L (0xFFFF_F21A)	TB02RG0L (0xFFFF_F228) TB02RG0H 0xFFFF_F229) TB02RG1L (0xFFFF_F22A) TB02RG1H 0xFFFF_F22B)	TB03RG0H(0xFFFF_F239) TB03RG1L (0xFFFF_F23A)		
	Capture register	TB00CP0H(0xFFFF_F20D) TB00CP1L (0xFFFF_F20E)	TB01CP0H(0xFFFF_F21D) TB01CP1L (0xFFFF_F21E)	TB02CP0L (0xFFFF_F22C) TB02CP0H 0xFFFF_F22D) TB02CP1L (0xFFFF_F22E) TB02CP1H (0xFFFF_F22F)	TB03CP0H(0xFFFF_F23D) TB03CP1L (0xFFFF_F23E)		
	TB00CP1H (0xFFFF_F20F) TB01CP1H (0xFFFF_F21F) TB02CP1H (0xFFFF_F22F) TB03CP1H (0xFFFF_F23F)						

Table 11.1 Differences in the Specifications of TMRB Modules	5
--------------------------------------------------------------	---

			) ]		
Specificatio	Channel	TMRB04	TMRB05	TMRB06	TMRB07
	External clock/ capture trigger input pins			-	-
	Timer flip-flop output pin	1. <		-	-
Internal signals	Timer for capture triggers				
	Timer RUN register	TB04RUN (0xFFFF_F240)	TB05RUN (0xFFFF_F250)	TB06RUN (0xFFFF_F260)	TB07RUN (0xFFFF_F270)
	Timer control register	TB04CR (0xFFFF_F241)	TB05CR (0xFFFF_F251)	TB06CR (0xFFFF_F261)	TB07CR (0xFFFF_F271)
	Timer mode register	TB04MOD (0xFFFF_F242)	TB05MOD (0xFFFF_F252)	TB06MOD (0xFFFF_F262)	TB07MOD (0xFFFF_F272)
$\langle$	Timer flip-flop control register	TB04FFCR (0xFFFF_F243)	TB05FFCR (0xFFFF_F253)	TB06FFCR(0xFFFF_F263)	TB07FFCR(0xFFFF_F273)
	Timer status register	TB04ST (0xFFFF_F244)	TB05ST (0xFFFF_F254)	TB06ST (0xFFFF_F264)	TB07ST (0xFFFF_F274)
Register	Timer up counter	TB04UCL	TB05UCL	TB06UCL	TB07UCL
	register	TB04UCH	TB05UCH	TB06UCH	TB07UCH
(addresses)	$\langle$	TB04RG0L (0xFFFF_F248)	TB05RG0L (0xFFFF_F258)	TB06RG0L (0xFFFF_F268)	TB07RG0L (0xFFFF_F278)
` '	Timor register	TB04RG0H(0xFFFF_F249)	TB05RG0H(0xFFFF_F259)	TB06RG0H(0xFFFF_F269)	TB07RG0H(0xFFFF_F279)
	Timer register	TB04RG1L (0xFFFF_F24A)	TB05RG1L (0xFFFF_F25A)	TB06RG1L(0xFFFF_F26A)	TB70RG1L(0xFFFF_F27A)
		TB04RG1H(0xFFFF_F24B)	TB05RG1H(0xFFFF_F25B)	TB06RG1H(0xFFFF_F26B	TB70RG1H(0xFFFF_F27A)
		TB04CP0L (0xFFFF_F24C)	TB05CP0L (0xFFFF_F25C)	TB06CP0L(0xFFFF_F26C)	TB07CP0L(0xFFFF_F27C)
	Capture register	TB04CP0H(0xFFFF_F24D)	TB05CP0H(0xFFFF_F25D)	TB06CP0H(0xFFFF_F26D)	TB07CP0H(0xFFFF_F27D)
		TB40CP1L (0xFFFF_F24E)	TB05CP1L (0xFFFF_F25E)	TB06CP1L (0xFFFF_F26E)	TB07CP1L (0xFFFF_F27E)
		TB40CP1H (0xFFFF_F24F)	TB05CP1H (0xFFFF_F25F)	TB06CP1H(0xFFFF_F26F)	TB07CP1H(0xFFFF_F27F)

Specificatio	Channel	TMRB08	TMRB09	TMRB0A	TMRB0B
	External clock/ capture trigger input pins	TB08IN0 (shared with PB0) TB08IN1 (shared with PB1)	TB09IN0 ( <b>shared with</b> PB2) TB09IN1 ( <b>shared with</b> PB3)	· · · · · · · · · · · · · · · · · · ·	TBBIN0 (shared with PB6) TBBIN1 (shared with PB7)
	Timer flip-flop output pin	-	-	-	-
Internal signals	Timer for capture triggers	TB10UT	TB10UT	TB1OUT	TB1OUT
	Timer RUN register	TB08RUN (0xFFFF_F280)	TB09RUN (0xFFFF_F290)	TB0ARUN (0xFFFF_F2A0)	TB0BRUN (0xFFFF_F2B0)
	Timer control register	TB08CR (0xFFFF_F281)	TB09CR (0xFFFF_F291)	TB0ACR (0xFFFF_F2A1)	TB0BCR (0xFFFF_F2B1)
	Timer mode register	TB08MOD (0xFFFF_F282)	TB09MOD (0xFFFF_F292)	TB0AMOD (0xFFFF_F2A2)	TB0BMOD (0xFFFF_F2B2)
	Timer flip-flop control register	TB08FFCR 0xFFFF_F283)	TB09FFCR(0xFFFF_F293)	TB0AFFCR(0xFFFF_F2A3)	TB0BFFCR (0xFFFF_F2B3)
	Timer status register	TB08ST (0xFFFF_F284)	TB09ST (0xFFFF_F294)	TB0AST (0xFFFF_F2A4)	TB0BST (0xFFFF_F2B4)
Register	Timer up counter register	TB08UCL TB08UCH	твоэUCL твоэUCH	TBOAUCL TBOAUCH	TBOBUCL
(addresses)	Timer register	TB080CH TB08RG0L(0xFFFF_F288) TB08RG0H(0xFFFF_F289) TB08RG1L(0xFFFF_F28A) TB08RG1H(0xFFFF_F28B)	TB09RG0L(0xFFFF_F298) TB09RG0H(0xFFFF_F298) TB09RG1L(0xFFFF_F29A) TB09RG1H(0xFFFF_F29B)	TBOAUCH TBOARGOL (0xFFFF_F2A8) TBOARGOH (0xFFFF_F2A9) TBOARG1L (0xFFFF_F2AA) TBOARG1H (0xFFFF_F2AB)	TB0BRG0L (0xFFFF_F2B8) TB0BRG0H (0xFFFF_F2B9) TB0BRG1L (0xFFFF_F2BA) TB0BRG1H (0xFFFF_F2BB)
	Capture register	TB08CP0L 0xFFF_F28C) TB08CP0H(0xFFF_F28D) TB08CP1L(0xFFF_F28E) TB08CP1H(0xFFFF_F28F)	TB09CP1L(0xFFFF_F29E)	TBOACPOL (0xFFFF_F2AC) TBOACPOH (0xFFFF_F2AD) TBOACP1L (0xFFFF_F2AE) TBOACP1H (0xFFFF_F2AF)	TBBCP0L (0xFFFF_F2BC) TBBCP0H (0xFFFF_F2BD) TBBCP1L (0xFFFF_F2BE) TBBCP1H (0xFFFF_F2BF)

		TB08CP1H(0xFFFF_F28F)	IB09CP1H(0xFFFF_F29F)	TB0ACP1H (0xFFFF_F2AF)	TBBCP1H (0xFFFF_F2BF)			
Specificatio	Channel	TMRB0C	TMRB0D	TMRB0E	TMRB0F			
External pins	External clock/ capture trigger input pins	TBCINO (Shared with PC0) TBCIN1 (shared with PC1)	TBDINO (shared with PC2) TBDIN1 (shared with PC3)	TBEIN0 (shared with PC4) TBEIN1 (shared with PC5)	TBFIN0 (shared with PC6) TBFIN1 (shared with PC7)			
	Timer flip-flop output			-	-			
Internal signals	Timer for capture triggers	тв1оит	TB1OUT	TB1OUT	TB10UT			
	Timer RUN register	TB0CRUN (0xFFFF_F2C0)	TB0DRUN (0xFFFF_F2D0)	TB0ERUN (0xFFFF_F2E0)	TB0FRUN (0xFFFF_F2F0)			
	Timer control register	TB0CCR (0xFFFF_F2C1)	TB0DCR (0xFFFF_F2D1)	TB0ECR (0xFFFF_F2E1)	TB0FCR (0xFFFF_F2F1)			
$\sim$	Timer mode register	TB0CMOD (0xFFFF_F2C2)	TB0DMOD (0xFFFF_F2D2)	TB0EMOD (0xFFFF_F2E2)	TB0FMOD (0xFFFF_F2F2)			
	Timer flip-flop control register	TB0CFFCR (0xFFFF_F2C3)	TB0DFFCR (0xFFFF_F2D3)	TB0EFFCR(0xFFFF_F2E3)	TB0FFFCR (0xFFFF_F2F3)			
	Timer status register	TB0CST (0xFFFF_F2C4)	TB0DST (0xFFFF_F2D4)	TB0EST (0xFFFF_F2E4)	TB0FST (0xFFFF_F2F4)			
Register	Timer up counter	TBOCUCL	TB0DUCL	TB0EUCL	TB0FUCL			
names	register	ТВОСИСН	TBODUCH	TB0EUCH	TB0FUCH			
(addresses)		TB0CRG0L (0xFFFF_F2C8)	TB0DRG0L (0xFFFF_F2D8)	TB0ERG0L (0xFFFF_F2E8)	TB0FRG0L (0xFFFF_F2F8)			
(	Timer register	TB0CRG0H (0xFFFF_F2C9)	TB0DRG0H (0xFFFF_F2D9)	TB0ERG0H (0xFFFF_F2E9)	TB0FRG0H (0xFFFF_F2F9)			
	Timer register	TB0CRG1L (0xFFFF_F2CA)	TB0D0RG1L (0xFFFF_F2DA)	TB0ERG1L (0xFFFF_F2EA)	TB0FRG1L (0xFFFF_F2FA)			
		TB0CRG1H (0xFFFF_F2CB)	TB0DRG1H (0xFFFF_F2DB)	TB0ERG1H (0xFFFF_F2EB)	TB0FRG1H (0xFFFF_F2FB)			
		TB0CCP0L (0xFFFF_F2CC)	TB0DCP0L (0xFFFF_F2DC)	TB0ECP0L (0xFFFF_F2EC)	TB0FCP0L (0xFFFF_F2FC)			
	Capture register	TB0CCP0H (0xFFFF_F2CD)	TB0DCP0H (0xFFFF_F2DD)	TB0ECP0H (0xFFFF_F2ED)	TB0FCP0H (0xFFFF_F2FD)			
		TB0CCP1L (0xFFFF_F2CE)	TB0DCP1L (0xFFFF_F2DE)	TB0ECP1L (0xFFFF_F2EE)	TB0FCP1L (0xFFFF_F2FE)			
		TB0CCP1H (0xFFFF_F2CF)	TB0DCP1H (0xFFFF_F2DF)	TB0ECP1H (0xFFFF_F2EF)	TB0FCP1H (0xFFFF_F2FF)			

Specificatio	Channel	TMRB10	TMRB11	TMRB12	TMRB13
	External clock/ capture trigger input pins	TB10IN0 (shared with PD0) TB10IN1 (shared with PD1)	TB11IN0 (shared with PD2) TB11IN1 (shared with PD3)	, , , , , , , , , , , , , , , , , , , ,	-
	Timer flip-flop output pin	-	-	-	-
Internal signals	Timer for capture triggers	TB2OUT	TB2OUT	TB2OUT	тв20ит
	Timer RUN register	TB10RUN (0xFFFF_F300)	TB11RUN (0xFFFF_F310)	TB12RUN (0xFFFF_F320)	TB13RUN (0xFFFF_F330)
	Timer control register	TB10CR (0xFFFF_F301)	TB11CR (0xFFFF_F311)	TB12CR (0xFFFF_F321)	TB13CR (0xFFFF_F331)
	Timer mode register	TB10MOD (0xFFFF_F302)	TB11MOD (0xFFFF_F312)	TB12MOD (0xFFFF_F322)	TB13MOD (0xFFFF_F332)
	Timer flip-flop control register	TB10FFCR (0xFFFF_F303)	TB11FFCR (0xFFFF_F313)	TB12FFCR(0xFFFF_F323)	TB13FFCR (0xFFFF_F333)
	Timer status register	TB10ST (0xFFFF_F304)	TB11ST (0xFFFF_F314)	TB12ST (0xFFFF_F324)	TB13ST (0xFFFF_F334)
Register	Timer up counter	TB10UCL	TB11UCL	TB12UCL	TB13UCL
	register	TB10UCH	тв11UCH	TB12UCH	TB13UCH
(addresses)	Timer register	TB10RG0L (0xFFF_F308) TB10RG0H (0xFFF_F309) TB10RG1L (0xFFF_F30A) TB10RG1H (0xFFF_F30B)	TB11RG0L (0xFFFF_F318) TB11RG0H (0xFFFF_F319) TB11RG1L (0xFFFF_F31A) TB11RG1H (0xFFFE_F31B)	TB12RG0L (0xFFFF_F328) TB12RG0H (0xFFFF_F329) TB12RG1L (0xFFFF_F32A) TB12RG1H (0xFFFF_F32B)	TB13RG0L (0xFFF_F338) TB13RG0H (0xFFF_F339) TB13RG1L (0xFFF_F33A) TB13RG1H (0xFFF_F33B)
	Capture register	TB10CP0L (0xFFFF_F30C) TB10CP0H (0xFFFF_F30D) TB10CP1L (0xFFFF_F30E) TB10CP1H (0xFFFF_F30F)	TB11CP1L (0xFFFF_F31E)	TB12CP0L (0xFFFF_F32C) TB12CP0H (0xFFFF_F32D) TB12CP1L (0xFFFF_F32E) TB12CP1H (0xFFFF_F32F)	TB13CP0L (0xFFFF_F33C) TB13CP0H (0xFFFF_F33D) TB13CP1L (0xFFFF_F33E) TB13CP1H (0xFFFF_F33F)


		TB10CP1H (0xFFFF_F30F)	B11CP1H (0xFFFF_F37F)	TB12CR1H (0xFFFF_F32F)	TB13CP1H (0xFFFF_F33F)
Specificatio	Channel	TMRB14	TMRB15	TMRB16	TMRB17
External pins	External clock/ capture trigger input pins			-	-
	Timer flip-flop output	TB14OUT (shared with PD6)	TB15OUT (shared with PD7)	TB16OUT(shared with PE0)	TB17OUT (shared with PE1)
Internal signals	Timer for capture triggers				
	Timer RUN register Timer control register	TB14RUN (0xFFFF_F340) TB14CR (0xFFFF_F341)	TB15RUN (0xFFFF_F350) TB15CR (0xFFFF_F351)	TB16RUN (0xFFFF_F360) TB16CR (0xFFFF_F361)	TB17RUN (0xFFFF_F370) TB17CR (0xFFFF_F371)
$\sim$	Timer mode register	TB14MOD (0xFFFF_F342)	TB15MOD (0xFFFF_F352)	TB16MOD (0xFFFF_F362)	TB17MOD (0xFFFF_F372)
	Timer flip-flop control register	TB14FFCR (0xFFFF_F343)	TB15FFCR (0xFFFF_F353)	TB16FFCR(0xFFFF_F363)	TB17FFCR (0xFFFF_F373)
	Timer status register	TB14ST (0xFFFF_F344)	TB15ST (0xFFFF_F354)	TB16ST (0xFFFF_F364)	TB17ST (0xFFFF_F374)
Register	Timer up counter	TB14UCL	TB15UCL	TB16UCL	TB17UCL
	register	TB14UCH	TB15UCH	TB16UCH	TB17UCH
(addresses)		TB14RG0L (0xFFFF_F348) TB14RG0H (0xFFFF_F349)	TB15RG0L (0xFFFF_F358) TB15RG0H (0xFFFF_F359)	TB16RG0L (0xFFFF_F368) TB16RG0H (0xFFFF_F369)	TB17RG0L (0xFFFF_F378) TB17RG0H (0xFFFF_F379)
	Timer register	TB14RG1L (0xFFFF_F34A) TB14RG1H (0xFFFF_F34B)	TB15RG1L (0xFFFF_F35A) TB15RG1H (0xFFFF_F35B)	TB16RG1L (0xFFFF_F36A) TB16RG1H (0xFFFF_F36B)	TB17RG1L (0xFFFF_F37A) TB17RG1H (0xFFFF_F37B)
		TB14CP0L (0xFFFF_F34C) TB14CP0H (0xFFFF_F34C) TB14CP0H (0xFFFF_F34D)	TB15CP0L (0xFFFF_F35C) TB15CP0H (0xFFFF_F35C) TB15CP0H (0xFFFF_F35D)	TB16CP0L (0xFFFF_F36C) TB16CP0H (0xFFFF_F36D)	TB17CP0L (0xFFFF_F37C) TB17CP0H (0xFFFF_F37C)
	Capture register	TB14CP1L (0xFFFF_F34E) TB14CP1H (0xFFFF_F34F)	TB15CP1L (0xFFFF_F35E) TB15CP1H (0xFFFF_F35F)	TB16CP1L (0xFFFF_F36E) TB16CP1H (0xFFFF_F36F)	TB17CP1L (0xFFFF_F37E) TB17CP1H (0xFFFF_F37F)

	Channel	TMRB18	TMRB19	TMRB1A	TMRB1B
Specificatio	on	_			
	External clock/ capture trigger input pins	-	-		-
	Timer flip-flop output pin	TB18OUT (shared with PE2)	TB19OUT (shared with PE3)	TB1AOUT (shared with PE4)	-
	Timer for capture triggers				<i>)</i> ~
	Timer RUN register	TB18RUN (0xFFFF_F380)	TB19RUN (0xFFFF_F390)	TB1ARUN (0xFFFF_F3A0)	TB1BRUN (0xFFFF_F3B0)
	Timer control register	TB18CR (0xFFFF_F381)	TB19CR (0xFFFF_F391)	TB1ACR (0xFFFF_E3A1)	TB1BCR (0xFFFF_F3B1)
	Timer mode register	TB18MOD (0xFFFF_F382)	TB19MOD (0xFFFF_F392)	TB1AMOD (0xFFFF_F3A2)	TB1BMOD (0xFFFF_F3B2)
	Timer flip-flop control register	TB18FFCR (0xFFFF_F383)	TB19FFCR (0xFFFF_F393)	TB1AFFCR(0xFFFF_F3A3)	TB1BFFCR (0xFFFF_F3B3)
	Timer status register	TB18ST (0xFFFF_F384)	TB19ST (0xFFFF_F394)	TB1AST (0xFFFF_F3A4)	TB1BST (0xFFFF_F3B4)
Register	Timer up counter register		TB19UCL TB19UCH	TB1AUCL TB1AUCH	TB1BUCL TB1BUCH
(addresses)	Timer register	TB18RG0L (0xFFFF_F388) TB18RG0H (0xFFFF_F389) TB18RG1L (0xFFFF_F38A)	TB19RG0L (0xFFFF_F398) TB19RG0H (0xFFFF_F398) TB19RG1L (0xFFFF_F39A) TB19RG1H (0xFFFF_F39B)	TB1ARG0L (0xFFFF_F3A8) TB1ARG0H (0xFFFF_F3A9)	TB1BRG0L (0xFFFF_F3B8) TB1BRG0H (0xFFFF_F3B9) TB1BRG1L (0xFFFF_F3BA) TB1BRG1H (0xFFFF_F3BB)
	Capture register	TB18CP0H (0xFFFF_F38D) TB18CP1L (0xFFFF_F38E)	TB19CPOL (0xFFFF_F39C) TB19CPOH (0xFFFF_F39D) TB19CP1L (0xFFFF_F39E) TB19CP1H (0xFFFF_F39F)	TB1ACP0L (0xFFFF_F3AC) TB1ACP0H (0xFFFF_F3AD) TB1ACP1L (0xFFFF_F3AE) TB1ACP1H (0xFFFF_F3AF)	TB1BCP0L (0xFFFF_F3BC) TB1BCP0H (0xFFFF_F3BD) TB1BCP1L (0xFFFF_F3BE) TB1BCP1H (0xFFFF_F3BF)

		IBIOCPIN (UXFFFF_F30F)	I BISCP(II)(UXFFFF_F39F)	IBIACE IN (UXFFFF_F3AF)	IBIBCPIH (UXFFFF_F3BF)
Specificati	Channel	TMRB1C TMRB1D		TMRB1E	TMRB1F
	External clock/ capture trigger input pins			-	-
	Timer flip-flop output			-	-
Internal signals	Timer for capture triggers				
	Timer RUN register	TB1CRUN (0xFFFF_F3C0)	TB1DRUN (0xFFFF_F3D0)	TB1ERUN (0xFFFF_F3E0)	TB1FRUN (0xFFFF_F3F0)
	Timer control register	TB1CCR (0xFFFF_F3C1)	TB1DCR (0xFFFF_F3D1)	TB1ECR (0xFFFF_F3E1)	TB1FCR (0xFFFF_F3F1)
$\sim$	Timer mode register	TB1CMOD (0xFFFF_F3C2)	TB1DMOD (0xFFFF_F3D2)	TB1EMOD (0xFFFF_F3E2)	TB1FMOD (0xFFFF_F3F2)
	Timer flip-flop control register	TB1CFFCR (0xFFFF_F3C3)	TB1DFFCR (0xFFFF_F3D3)	TB1EFFCR(0xFFFF_F3E3)	TB1FFFCR (0xFFFF_F3F3)
	Timer status register	TB1CST (0xFFFF_F3C4)	TB1DST (0xFFFF_F3D4)	TB1EST (0xFFFF_F3E4)	TB1FST (0xFFFF_F3F4)
Register	Timer up counter	TB1CUCL	TB1DUCL	TB1EUCL	TB1FUCL
names	register	ТВ1СИСН	TB1DUCH	TB1EUCH	TB1FUCH
(addresses)		TB1CRG0L (0xFFFF_F3C8)	TB1DRG0L (0xFFFF_F3D8)	TB1ERG0L (0xFFFF_F3E8)	TB1FRG0L (0xFFFF_F3F8)
·	Timer register	TB1CRG0H (0xFFFF_F3C9)	TB1DRG0H (0xFFFF_F3D9)	TB1ERG0H (0xFFFF_F3E9)	TB1FRG0H (0xFFFF_F3F9)
	Timer register	TB1CRG1L (0xFFFF_F3CA)	TB1DRG1L (0xFFFF_F3DA)	TB1ERG1L (0xFFFF_F3EA)	TB1FRG1L (0xFFFF_F3FA)
		TB1CRG1H (0xFFFF_F3CB)	TB1DRG1H (0xFFFF_F3DB)	TB1ERG1H (0xFFFF_F3EB)	TB1FRG1H (0xFFFF_F3FB)
		TB1CCP0L (0xFFFF_F3CC)	TB1DCP0L (0xFFFF_F3DC)	TB1ECP0L (0xFFFF_F3EC)	TB1FCP0L (0xFFFF_F3FC)
	Capture register	TB1CCP0H (0xFFFF_F3CD)	TB1DCP0H (0xFFFF_F3DD)	TB1ECP0H (0xFFFF_F3ED)	TB1FCP0H (0xFFFF_F3FD)
		TB1CCP1L (0xFFFF_F3CE)	TB1DCP1L (0xFFFF_F3DE)	TB1ECP1L (0xFFFF_F3EE)	TB1FCP1L (0xFFFF_F3FE)
		TB1CCP1H (0xFFFF_F3CF)	TB1DCP1H (0xFFFF_F3DF)	TB1ECP1H (0xFFFF_F3EF)	TB1FCP1H (0xFFFF_F3FF)

Specificati	Channel	TMRB20	TMRB21	TMRB22	TMRB23
External	External clock/ capture trigger input pins	-	-	-	-
	Timer flip-flop output pin	-	-	-	-
	Timer for capture triggers				
	Timer RUN register	TB20RUN (0xFFFF_F400)	TB21RUN (0xFFFF_F410)	TB22RUN (0xFFFF_F420)	TB23RUN (0xFFFF_F430)
	Timer control register TB20CR (0xFFFF_F40		TB21CR (0xFFFF_F411)	TB22R (0xFFFF_F421)	TB23CR (0xFFFF_F431)
	Timer mode register	TB20MOD (0xFFFF_F402)	TB21MOD (0xFFFF_F412)	TB22MOD (0xFFFF_F422)	TB23MOD (0xFFFF_F432)
	Timer flip-flop control egister		TB21FFCR (0xFFFF_F413)	TB22FFCR(0xFFFF_F423)	TB23FFCR (0xFFFF_F433)
	Timer status register	TB20ST (0xFFFF_F404)	TB21ST (0xFFFF_F414)	TB22ST (0xFFFF_F424)	TB23ST (0xFFFF_F434)
Register	Timer up counter	TB20UCL	TB21UCL	TB22UCL	TB23UCL
	register	TB20UCH	ТВ21UCH	TB22UCH	ТВ23UCH
(addresses)	Timer register	TB20RG0L (0xFFFF_F408) TB20RG0H (0xFFFF_F409) TB20RG1L (0xFFFF_F40A) TB20RG1H (0xFFFF_F40B)	TB21RG0L (0xFFF_F418) TB21RG0H (0xFFF_F419) TB21RG1L (0xFFF_F419) TB21RG1H (0xFFF_F41B)	TB22RG0L (0xFFF_F428) TB22RG0H (0xFFFF_F429) TB22RG1L (0xFFFF_F42A) TB22RG1H (0xFFFF_F42B)	TB23RG0L (0xFFF_F438) TB23RG0H (0xFFF_F439) TB23RG1L (0xFFF_F43A) TB23RG1H (0xFFF_F43B)
	Capture register	TB20CP0L (0xFFF_F40C) TB20CP0H (0xFFFF_F40D) TB20CP1L (0xFFFF_F40E) TB20CP1H (0xFFFF_F40F)	TB21CP0L (0XFFFF_F41C) TB21CP0H (0XFFFF_F41D) TB21CP1L (0XFFFF_F41E) TB21CP1H (0XFFFF_F41E)	TB22CP0L (0xFFFF_F42C) TB22CP0H (0xFFFF_F42D) TB22CP1L (0xFFFF_F42E) TB22CP1H (0xFFFF_F42F)	TB23CP0L (0xFFFF_F43C) TB23CP0H (0xFFFF_F43D) TB23CP1L (0xFFFF_F43E) TB23CP1H (0xFFFF_F43F)








Fig. 11.1.1 TMRB14 Block Diagram (Same for Channels 15 through 1A)




Fig. 11.1.2 TMRB00 (same for channels 01 through 13 and 1B through 23) Block Diagram

### **11.2 Description of Operations for Each Circuit**

### 11.2.1 Prescaler

There is a 5-bit prescaler for acquiring the TMRB14 clock source. The prescaler input clock  $\phi$ T0 is fperiph/2, fperiph/4, fperiph/8 or fperiph/16 selected by SYSCR0<PRCK1:0> in the CG. The peripheral clock, fperiph, is either fgear, a clock selected by SYSCR1<FPSEL> in the CG, or fc, which is a clock before it is divided by the clock gear.

The operation or the stoppage of a prescaler is set with TB14RUN<TB14PRUN> where writing "1" starts counting and writing "0" clears and stops counting. Table 11.2.1 shows prescaler output clock resolutions.

Release	Clock gear	Select	Prescale	r output clock res	solutions
peripheral clock <fpsel></fpsel>	value <gear2:0></gear2:0>	prescaler clock <prck1 0="" :=""></prck1>	φΤ1	φT4	φT16
		00(fperiph/16)	fc/2 ⁵ (0.59μs)	fc/2 ⁷ (2.37 µs)	fc/2 ⁹ (9.48μs)
		01(fperiph/8)	fc/2 ⁴ (0.30 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁸ (4.74 μs)
	000 (fc)	10(fperiph/4)	fc/2 ³ (0.15 μs)	fc/2 ⁵ (0.59μs)	fc/2 ⁷ (2.37 μs)
		11(fperiph/2)	fc/2²(0.07 μs)	fc/2⁴(0.30µs)	fc/2 ⁶ (1.19μs)
		00(fperiph/16)	fc/2 ⁶ (1.19μs)	fc/2 ⁸ (4.74 μs)	fc/2 ¹⁰ (18.96μs)
		01(fperiph/8)	fc/2 ⁵ (0.59 μs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁹ (9.48μs)
	100 (fc/2)	10(fperiph/4)	fc/2 ⁴ (0.30 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁸ (4.74 μs)
		11(fperiph/2)	fc/2³(0.15 μs)	fc/2⁵(0.59μs)	fc/2 ⁷ (2.37 μs)
0 (fgear)		00(fperiph/16)	fc/2 ⁷ (2.37 μs)	fc/2 ⁹ (9.48 µs)	fc/2 ¹¹ (37.93 μs)
		01(fperiph/8)	fc/2 ⁶ (1.19μs)	fc/2 ⁸ (4.74 µs)	fc/2 ¹⁰ (18.96 μs)
	110 (fc/4)	10(fperiph/4)	fc/2 ⁵ (0.59 μs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁹ (9.48 μs)
		11(fperiph/2)	fc/2 ⁴ (0.30 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁸ (4.74 μs)
		00(fperiph/16)	fc/2 ⁸ (4.74 µs)	fc/2 ¹⁰ (18.96 µs)	fc/2 ¹² (75.85μs)
		01(fperiph/8) <	fc/2 ⁷ (2,37 μs)	fc/2 ⁹ (9.48μ\$)	fc/2 ¹¹ (37.93 μs)
	111 (fc/8)	10(fperiph/4)	fc/2 ⁶ (1.19μs)	fc/2 ⁸ (4.74 µs)	fc/2 ¹⁰ (18.96 µs)
		11(fperiph/2)	fc/2⁵(0.59 μs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁹ (9.48 µs)
		00(fperiph/16)	fc/2 ⁵ (0.59 µs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁹ (9.48 µs)
		01(fperiph/8)	fc/2 ⁴ (0.30 μs)	fc/2 ⁶ (1.19μs)	fc/2 ⁸ (4.74 μs)
	000 (fc)	10(fperiph/4)	fc/2 ³ (0.15 µs)	/fc/2⁵(0.59 μs)	fc/2 ⁷ (2.37 μs)
		11(fperiph/2)	fc/2²(0.07 μs)	fc/2⁴(0.30µs)	fc/2 ⁶ (1.19 µs)
		00(fperiph/16)	fc/2⁵(0.59µs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁹ (9.48 µs)
		01(fperiph/8)	fc/2 ⁴ (0.30 μs)	fc/2 ⁶ (1.19μs)	fc/2 ⁸ (4.74 μs)
	100 (fc/2)	10(fperiph/4)	fc/2 ³ (0.15 μs)	fc/2 ⁵ (0.59μs)	fc/2 ⁷ (2.37 μs)
		(11(fperiph/2)		fc/2 ⁴ (0.30μs)	fc/2 ⁶ (1.19μs)
1 (fc)		00(fperiph/16)	fc/2 ⁵ (0.59 μs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁹ (9.48 µs)
		01(fperiph/8)	fc/2 ⁴ (0.30 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁸ (4.74 μs)
	110 (fc/4)	10(fperiph/4)		fc/2 ⁵ (0.59μs)	fc/2 ⁷ (2.37 μs)
	$\checkmark$	11(fperiph/2)	-	fc/24(0.30μs)	fc/2 ⁶ (1.19 μs)
	ZA N	00(fperiph/16)	fc/2⁵(0.59µs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁹ (9.48 µs)
		01(fperiph/8)	-	fc/2 ⁶ (1.19μs)	fc/2 ⁸ (4.74 µs)
$\sim$ ((	111 (fc/8)	10(fperiph/4)	-	fc/2 ⁵ (0.59μs)	fc/2 ⁷ (2.37 µs)
		11(fperiph/2)	-	-	fc/2 ⁶ (1.19μs)

Table 11.2.1 Prescaler Output Clock Resolutions @fc = 54MHz

(Note 1) The prescaler output clock  $\phi$ Tn must be selected so that  $\phi$ Tn<fsys/2 is satisfied (so that  $\phi$ Tn is slower than fsys/2).

- (Note 2) Do not change the clock gear while the timer is operating.
- (Note 3) "-" denotes a setting prohibited.

### 11.2.2 Up-counter (UC0) and Up-counter Capture Registers (TBxxUCL,TBxxUCH)

This is the 16-bit binary counter that counts up in response to the input clock specified by TBxxMOD<TB0CLK1:0>.

UC0 input clock can be selected from either three types -  $\phi$ T1,  $\phi$ T4 and  $\phi$ T16 - of prescaler output clock or the external clock of the TBxxIN0 pin. For UC0, start, stop and clear are specified by TB0RUN<TB0RUN> and if UC0 matches the TBxxRG1H / L timer register, it is cleared to "0" provided the setting is "clear enable." Clear enable/disable is specified by TBxxMOD<TB0CLE>.

If the setting is "clear disable," the counter operates as a free-running counter.

The current count value of the UC0 can be captured by reading the TBxxUCL and TBxxUCH registers.

(Note) Make sure that reading is performed in the order of low-order bits followed by high-order bits.

If UC0 overflow occurs, the INTTBxx overflow interrupt is generated.

TMRB0C has the two-phase pulse input count function. The two-phase pulse count mode is activated by TB0CRUN<TB0CUDCE>. This counter serves as the up-down counter, and is initialized to 0x7FFF. If a counter overflow occurs, the initial value 0x0000 is reloaded. If a counter underflow occurs, the initial value 0xFFFF count is reloaded. When the two-phase pulse count mode is not active, the counter counts up only.

 $\bigcirc$ 

### 11.2.3 Timer Registers (TBxxRG0H/L, TBxxRG1H/L)

These are 16-bit registers for specifying counter values and two registers are built into each channel. If a value set on this timer register matches that on a UC0 up-counter, the match detection signal of the comparator becomes active.

To write data to the TBxxRG0H/L and TBxxRG1H/L timer registers, either a 2-byte data transfer instruction or a 1-byte data transfer instruction written twice in the order of low-order 8 bits followed by high-order 8 bits can be used.

TBxxRG0 of this timer register is paired with register buffer 0 - a double-buffered configuration. TBxxRG0 uses TBxxRUN<TB0RDE> to control the enabling/disabling of double buffering. If <TB0RDE> = "0," double buffering is disabled and if <TB0RDE> = "1," it is enabled. If double buffering is enabled, data is transferred from register buffer 0 to the TBxxRG0 timer register when there is a match between UC0 and TBxxRG1.

The values of TBxxRG0 and TBxxRG1 become undefined after a reset; therefore it is necessary to write data to them beforehand in case of using a 16-bit timer. A reset initializes TB0RUN <TB0RDE> to "0" and sets double buffering to "disable." To use double buffering, write data to the timer register, set <TB0RDE> to "1" and then write the following data to the register buffers.

TBxxRG0 and the register buffers are assigned to the same address:  $0xFFF_FxxA/0xFFFF_FxxB$ . If <TB0RDE> = "0," the same value is written to TBxxRG0 and each register buffer; if <TB0RDE> = "1," the value is only written to each register buffer. To write an initial value to the timer register, therefore, the register buffers must be set to "disable."

### 11.2.4 Capture Registers (TBxxCP0H/L, TBxxCP1H/L)

These are 16-bit registers for latching values from the UC0 up-counter. The data in the capture register must be read out in the order of low-order bits followed by high-order bits by using the 1 byte data transfer instruction twice.

(Do not read out the data while executing 2 bytes transfer instruction.)

### 11.2.5 Capture

This is a circuit that controls the timing of latching values from the UC0 up-counter into the TBxxCP0 and TBxxCP1 capture registers. The timing with which to latch data is specified by TBxxMOD<TB0CPM1:0>.

Software can also be used to import values from the UC0 up-counter into the capture register; specifically, UC0 values are taken into the TBxxCP0 capture register each time "0" is written to TBxxMOD<TB0CP0>. To use this capability, the prescaler must be running (TBxxRUN<TB0PRUN> ="1").

In the two-phase pulse count mode (for the TMRB0C), the counter value is captured by using software.

- (Note 1) Although a read of low-order 8 bits in the capture register suspends the capture operation, it is resumed by successively reading high-order 8 bits.
- (Note 2) If the timer stops after a read of low-order 8 bits, the capture operation remains suspended even after the timer restarts. Please do not stop the timer after a read of low-order 8 bits.

### 11.2.6 Comparators (CP0, CP1)

These are 16-bit comparators for detecting a match by comparing set values of the UC0 up-counter with set values of the TBxxRG0 and TBxxRG1 timer registers. If a match is detected, INTTB0 is generated.

### 11.2.7 Timer Flip-flop (TBxxFF0)

The timer flip-flop (TBxxFF0) is reversed by a match signal from the comparator and a latch signal to the capture registers. It can be enabled or disabled to reverse by setting the TBxxFFCR<TB0C1T1, TB0C0T1, TB0E1T1, TB0E0T1>.

The value of TBxxFF0 becomes undefined after a reset. The flip-flop can be reversed by writing "00" to TB0FFCR<TB0FF0C1:0>. It can be set to "1" by writing "01," and can be cleared to "0" by writing "10."

The value of TBxxFF0 can be output to the timer output pin, TBxxOUT (shared with a port). To enable timer output, the port related registers PxCR and PxFC1 must be programmed beforehand.

### **11.3 Register Description**

_		1 1011		egister (ii	-00 20,	слосрено		-/	
		7	6	5	4	3	2	1	0
TBnRUN	Bit symbol	TBnWBUF				l2TBn	TBnPRUN		TBnRUN
(0xFFFF_F2x0)	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
	After reset	0	0	0	0	0	0	$\left( 0\right) \right\}$	0
		Double	Write "0".	Write "0".	Write "0".	IDLE	Timer Run/S	Stop Control	
	Function	Buffer				0: Stop	0: Stop & cl	ear	
	Function	0: Disable				1: Operation	1: Count	))	
		1: Enable					* The first b	it can be read	d as "0."

TMRBn RUN register (n=00 ~ 23, except for 0C and 12)

<TBnRUN>: Controls the TMRBn count operation.

<TBnPRUN>:Controls the TMRBn prescaler operation.

<I2TBn>:Controls the operation in the IDLE mode.

<TBnWBUF>:Controls enabling/disabling of double buffering.

-						9.010.			
	/	7	6	5	4	3	2	1	0
TB0CRUN	Bit symbol	TB0CRDE		UDACK	TBOCUDC	I2TBA	TB0CPRU		TB0CRUN
(0xFFFF_F2C0)					E	$\langle \langle \rangle$	N		
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
	After reset	0	0		0	0	0	0	0
		Double	Write "0".	Sampling	Enable/	IQLE	Timer Run/S	Stop Control	
		Buffer		clock	disable 🖯	0: Stop	0: Stop & cl	ear	
	Function	0: Disable		0:	two-phase	1: Operation	1: Count		
	T diretion	1: Enable	(7/	1: ΦT0/4	counter	1/2	* The first b	it can be rea	d as "0."
			(VO)		0: Disable	$\sim$			
					1: Enable				
		15 1-			<u> </u>				

### TMRB0C RUN register

<TB0CRUN>:Controls the TMRB0C count operation.

<TB0CPRUN>:Controls the TMRB0C prescaler operation.

<I2TBA>:Controls the operation in the IDLE mode.

<TB0CUDCE>:Controls enabling/disabling of the two-phase pulse input count operation.

Enable: The counter counts up and counts down.

Disable: This is the normal timer mode and the counter counts up only.

<UD0CCK>:Selects the two-phase pulse input sampling clock.

<TB0CRDE>:Controls enabling/disabling of double buffering.

TBı (0x

-					-				
		7	6	5	4	3	2	1	0
TBnCR	Bit symbol	TBnEN							
(0xFFFF_Fxx1)	Read/Write	R/W	R/W	R	R	R	R	R	R
	After reset	0	0	0	0	0	0 🔿	0	0
		TMRBn	Write "0".	This can	This can	This can be	This can	This can	This can
	Function	operation		be read as	be read as	read as "0".	be read as	be read as	be read as
	Function	0: Disable		"0".	"0".		"0".	"O".	"0".
		1: Enable					6		

TMRBn control register ( n=00 ~ 23 )

< TBnEN > : Specifies the TMRB operation. When the operation is disabled, no clock is supplied to the other registers in the TMRB module. This can reduce power consumption. (This disables reading from and writing to the other registers.) To use the TMRB, enable the TMRB operation (set to "1") before programming each register in the TMRB module. If the TMRB operation is executed and then disabled, the settings will be maintained in each register.

								<u>'</u>	( )
		7	6	5	4	3	2	$\mathbb{N}$	// 0
BnMOD xFFFF_Fxx2)	Bit symbol		TB n RSWR	TBnCP0	TBnCPM1	TBnCPM0	TBnCLE	TBnCLK1	TBnCLK0
	Read/Write	R	R/W	W		4	R/W	J	
	After reset	0	0	1	$\bigcirc$	0		0	0
	Function	This can be read as "0".	0,1 0 : Always	0: Capture by software	Capture timing 00: Disable 01: TBnIN0 ↑ 10: TBnIN0 ↑ 11: CAPTRG ∕	TBnIN1 ↑ TBnIN0 ↓	Up-counter control 0: Clear/ disable 1: Clear/ enable	Selects sou 00: TBnIN0 01: φT1 10: φT4 11: φT16	

TMRBn mode register (n=00 ~ 23, except for 0C and 12)

< TBnCLK1:0 > : Selects the TMRBn timer count clock.

< TBnCLE > : Clears and controls the TMRBn up-counter.

"0" : Disables clearing of the up-counter.

"1": Clears up-counter if there is a match with timer register 1 (TBnRG1).

< TBnCPM1:0 > : Specifies TMRBn capture timing.

"00" : Capture disable

- "01" :Takes count values into capture register 0 (TBnCP0) upon rising of TBnIN0 pin input. Takes count values into capture register 1 (TBnCP1) upon rising of TBnIN1 pin input.
- "10" Takes count values into capture register 0 (TBnCP0) upon rising of TBnIN0 pin input. Takes count values into capture register 1 (TBnCP1) upon falling of TBnIN0 pin input.
- "11" Takes count values into capture register 0 (TBnCP0) upon rising of timer output for capture trigger (CAPTRG) and into capture register 1 (TBnCP1) upon falling of CAPTRG (CAPTRG for TMRB08 ~ 0F: TB10UT, for TMRB10 ~ 13: TB20UT).

<TBnCP0>:Captures count values by software and takes them into capture register 0 (TBnCP0).

<TBnRSWR>: Controls writing timing to timer registers 0 and 1 when using double buffer.

"0":Writing to the timer registers 0 and 1 is enabled individually if either of them is ready to be written.

"1":Writing to the timer registers 0 and 1 is enabled only when both are ready to be written.

(Note) The value read from bit 5 of TBnMOD is "1".

TMP19A63 (rev 1.1)11-270

					5	,			
		7	6	5	4	3	2	1	0
TBnMOD	Bit symbol		/	TBnCP0	TBnCPM1	TBnCPM0	TBnCLE	TBnCLK1	TBnCLK0
(0xFFFF_Fxx2)	Read/Write	F	R	W			R/W		
	After reset	(	)	1	0	0	0	0	0
	Function	This can be	read as "0".	software 0: Capture	Capture timin 00: Disable 01: TBnIN0 ↑ 10: TBnIN0 ↑ 11: CAPTRG	TBnIN1 ↑ TBnIN0 ↓	Up-counter control 0: Clear/ disable 1:Clear/ enable	Selects sou 00: TBnIN0 01: \phiT1 10: \phiT4 11: \phiT16	

### TMRBn mode register

<TBnCLK1:0>: Selects the TMRBn timer count clock.

<TBnCLE>: Clears and controls the TMRBn up-counter.

"0" : Disables clearing of the up-counter.

"1": Clears up-counter if there is a match with timer register 1 (TBnRG1).

<TBnCPM1:0>: Specifies TMRBn capture timing.

"00" : Capture disable

"01": Takes count values into capture register 0 (TBnCP0) upon the rising of TBnIN0 pin input. Takes count values into capture register 1 (TBnCP1) upon the rising of TBnIN1 pin input.

"10": Takes count values into capture register 0 (TBnCP0) upon the rising of TBnIN0 pin input. Takes count values into capture register 1 (TBnCP1) upon the falling of TBnIN0 pin input.

"11": Takes count values into capture register 0 (TBnCP0) upon the rising of timer output for capture trigger (CAPTRG) and into capture register 1 (TBnCP1) upon the falling of CAPTRG (CAPTRG for TMRB08 ~ 0F: TB1OUT, for TMRB10 ~ 13: TB2OUT).

<TBnCP0>: Captures count values by software and takes them into capture register 0 (TBnCP0).

				1 1	5	. (	,				
	/	7	6	5	4	3	2	1	0		
TBnFFCR	Bit symbol			TBnC1T1	TBnC0T1	TBnE1T1	TBnE0T1	TBnFF0C1	TBnFF0C0		
(0xFFFF_Fxx3)	Read/Write	F	R		R/	Ŵ		v	V		
	After reset	1	1	0	0	0	0	1	1		
		This is alwa "11."	ays read as	0: Disable t	TBnFF0 reverse trigger 0: Disable trigger 1: Enable trigger				TBnFF0 control 00: Invert 01: Set		
	Function			When the up-counter value is taken into TBnCP1.	When the up-counter value is taken into TBnCP0.	When the up-counter matches TBnRG1.	When the up-counter matches TBnRG0.	10: Clear 11: Don't ca * This is a as "11."	always read		

TMRBn flip-flop control register (  $n=14 \sim 1A$  )

<TBnFF0C1:0>: Controls the timer flip-flop.

"00" : Reverses the value of TBnFF0 (reverse by using software).

"01" : Sets TBnFF0 to "1."

"10" : Clears TBnFF0 to "0."

"11":Don't care

(Note) This is always read as "11."

<TBnE1:0>: Reverses the timer flip-flop when the up-counter matches the timer register 0,1 (TBnRG0,1).

<TBnC1:0>: Reverses the timer flip-flop when the up-counter value is taken into the capture register 0,1 (TBnCP0,1).

(Note) Do not change the setting of TBnMOD and TB n FFCR registers while timer is in operation (TB0RUN = "H").

TMRBn status registers (1)

			DI Status	registers	$(n=00 \sim 23)$	3)		
	7	6	5	4	3	2	1	0
Bit symbol						INTTBOFn	INTTBn1	INTTBn0
Read/Write			R			R		
After reset			0	0	0	0		
Function		This c	an be read a	as "O".			not generated 1: Interrupt	1: Interrupt
	Read/Write After reset	Read/Write After reset	7     6       Bit symbol	7     6     5       Bit symbol     Read/Write     R       Read/Write     R       After reset     0       This can be read a	7     6     5     4       Bit symbol     Read/Write     R       Read/Write     R       After reset     0       This can be read as "0".	7     6     5     4     3       Bit symbol     Read/Write     R       Read/Write     R       After reset     0       This can be read as "0".	Bit symbol     INTTBOFn       Read/Write     R       After reset     0       This can be read as "0".     0: Interrupt not generated 1: Interrupt	7     6     5     4     3     2     1       Bit symbol     INTTBOFn     INTTBOFn     INTTBN1       Read/Write     R     R     R       After reset     0     0     0       This can be read as "0".     0: Interrupt not generated generated generated     0

<INTTBn0>:Interrupt generated if there is a match with timer register 0 (TBnRG0) <INTTBn1>:Interrupt generated if there is a match with timer register 1 (TBnRG1) <INTTBOFn>:Interrupt generated if an up-counter overflow occurs

(Note) If any interrupt is generated, the flag that corresponds to the interrupt is set to TBnST and the generation of interrupt is notified to INTC. The flag is cleared by reading the TBnST register.

TMRB0C status registers (2) ① When TB0CRUN < TBAUDCE > = 0: Normal timer mode 7 6 5 4 3 2 0 TB0CST INTTROF INTTBC1 **INTTBC0** Bit symbol (0xFFFF_F2C4) ¢. Read/Write R R After reset 0 0 0 0 0: Interrupt 0: Interrupt 0: Interrupt This can be read as "0". not not not generated generated generated Function 1: Interrupt 1: Interrupt 1: Interrupt generated generated generated

< INTTBC0>: Interrupt generated if there is a match with timer register 0 (TB0CRG0) </ i>
 <INTTBC1>: Interrupt generated if there is a match with timer register 1 (TB0CRG1) <INTTBOFC>:Interrupt generated if an up-counter overflow occurs

### ② When TB0CRUN < TBAUDCE > = 1: Two-phase pulse input count mode

	/	7	> 6	5	4	3	2	1	0
TB0CST	Bit symbol	$\searrow$		$\nearrow$	INTTBUD	INTTBUD	INTTBOU		
(0xFFFF_F2C4)	2~			~	∕ c	FC	FC		
	Read/Write		R	(		R		F	λ
	After reset	0			0	0	0	(	)
<	$\langle \rangle$	/ This c	an be read a	as "0".	Up-and-do	Underflow	Overflow	This can be	read as "0".
					wn count	0: Not	0: Not		
	Function			))	0: Not	generated	generated		
					generated	1: Generated	1: Generated		
					1: Generated				

<INTTBOVFC>:Interrupt generated if an up-and-down counter overflow occurs <INTTBUDFC>:Interrupt generated if an up-and-down counter underflow occurs <INTTBUDC>:Interrupt generated if an up- or down-count occurs

#### (Note) If any interrupt is generated, the flag that corresponds to the interrupt is set to TB0CST and the generation of interrupt is notified to INTC. The flag is cleared by reading the TB0CST register.

TBnIM mask registers

			in maon rog		20 20,	oncoprior		- /	
	/	7	6	5	4	3	2	1	0
TBnIM	Bit symbol	/	/	/	/		TBIMOFn	TBIMn1	TBIMn0
(0xFFFF_Fxx5)	Read/Write			R		W/R 🔿	W/R	W/R	
	After reset			0	0	0	0		
	Function	This can be read as "0".					1 : Mask	1:Mask	1:Mask
	Function							INTTBn1	INTTBn0
							(		

TBnIM mask registers ( n=00 ~ 23, except for 0C and 12 )

<TBIMOFn>:Masks an over-flow interrupt.

TBnRG0H/L, TBnRG1H/L timer registers

<TBIMn1>:Masks an interrupt if there is a match between timer register 1 and counter value.

<TBIMn0>:Masks an interrupt if there is a match between timer register 0 and counter value.

TBnRG0H/L timer registers (n=00 ~ 23) 7 6 5 4 3 0 2 TBnRG0L Bit symbol TBnRG0L TBnRG0L TBnRG0L TBnRG0L TBnRGOL TBnRG0L **TBnRG0L TBnRG0L** (0xFFFF_Fxx8) 7 6 5 4 2 0 1 Read/Write R/W Undefined After reset Function Timer capture value, Data of low-order 8 bits 7 6 5 4 3 2 1 0 TBnRG0H TBnRG0H TBnRG0H TBnRG0H TBnRG0H TBnRG0H TBnRG0H TBnRG0H TBnRG0H Bit symbol (0xFFFF_Fxx9) 7 6 4 3 2 0 5 1 Read/Write R/W After reset Undefined Function Timer capture value, Data of high-order 8 bits (Note) To write data to the timer registers, use either a 2-byte data transfer instruction or a 1-byte data transfer instruction written twice in the order of low-order 8 bits followed by high-order 8 bits. TBnRG1H/L timer registers (n=00 ~ 23) 7 4 0 6 5 3 2 1 TBnRG1L TBnRG1L TBnRG1L TBnRG1L TBnRG1L TBnRG1L TBnRG1L TBnRG1L TBnRG1L Bit symbol (0xFFFF_F1xA) 6 5 4 3 2 1 0 Read/Write R/W After reset Undefined Function Timer capture value, Data of low-order 8 bits 4 7 6 5 3 2 1 0 TBnRG1H Bit symbol TBnRG1H TBnRG1H TBnRG1H TBnRG1H TBnRG1H TBnRG1H TBnRG1H TBnRG1H (0xFFFF_F1xB) 7 6 5 4 3 2 1 0 Read/Write R/W After reset Undefined Function Timer capture value, Data of high-order 8 bits (Note) To write data to the timer registers, use either a 2-byte data transfer instruction or a 1-byte data transfer instruction written twice in the order of

# TBnCP0H/L, TBnCP1H/L capture registers

	TBnCP0H/L capture registers ( n=00 ~ 23 )												
		7	6	5	4	3	2	1	0				
TBnCP0L	Bit symbol	TBnCP0L	TBnCP0L	TBnCP0L	TBnCP0L	TBnCP0L	TBnCP0L	TBnCP0L	TBnCP0L				
(0xFFFF_F1xC)		7	6	5	4	3	2	1	0				
	Read/Write				F	२		$\langle \rangle$					
	After reset				Unde	efined		$\bigcirc$					
	Function			Timer cap	oture value, D	Data of low-o	rder 8 bits	Y( )/					
							6						
		7	6	5	4	3 🔇	2 🦯	(	0				
TBnCP0H	Bit symbol	TBnCP0H	TBnCP0H	TBnCP0H	TBnCP0H	TBnCP0H	TBnCP0H	TBnCP0H	TBnCP0H				
(0xFFFF_F1xD)		7	6	5	4	3	2	1	0				
	Read/Write		R										
	After reset	Undefined											
	Function			Timer cap	ture value, D	ata of high-c	order 8 bits	4					
							>	$\Delta$					
						isters, (us							
	i	nstruction	n written	twice in	the orde	er of low	-order 8	bits follo	wed by				
	ľ	nigh-ordei	8 bits. De	on't use a	2-byte da	ata transfe	er instruct	tion.	$\int$				
					6	$\sim$	6	7_\					
TBnCP1H/L capture registers (n=00 ~ 23)													
		7	6	5	4	3	2	$\mathcal{O}_1$	0				
TBnCP1L	Bit symbol	TBnCP1L	TBnCP1L	TBnCP1L	TBnCR1L	TBnCP1L	TBnCP1L	TBnCP1L	TBnCP1L				
(0xFFFF_F1xE)		7	6	5	4	3	2	1	0				
	Read/Write	R											
	After reset	Set Undefined											
	Function	Timer capture value, Data of low-order 8 bits											
	~	Ĩ	6	7		<u> </u>	~	1	1				
		7	6 ( (	5	4	3	2	1	0				
TBnCP1H	Bit symbol	TBnCP1H	TBnCP1H	TBnCP1H	TBnCP1H	TBnCP1H	TBnCP1H	TBnCP1H	TBnCP1H				
(0xFFFF_F1xF)		7	6	5	4	3	2	1	0				
	Read/Write		$( \bigcirc )$		- A	र							
	After reset			$\frown$	Unde	efined							
	Function			Timer cap	ture value, D	ata of high-c	order 8 bits						
	(Note) 1	fo read o	lata from	the cap	oture reg	isters, us	se a 1-by	yte data	transfer				
						er of low			wed by				
	)	nigh-ordei	8 bits. De	on't use a	2-byte da	ata transfe	er instruct	tion.					
		$\mathbf{\nabla}$	. (	7									
	. (	$\langle \rangle$	$\leq$										
<	$\mathcal{I} \subset \mathcal{I}$	))		$\sim$									
			> (( ``										
	$ \rightarrow $	$\mathcal{C}$		ノ									

### **11.4 Description of Operations for Each Mode**

### 11.4.1 16-bit Interval Timer Mode

```
<< Generating interrupts at periodic cycles >>
```

To generate the INTTB0 interrupt, specify a time interval in the TB00RG1 timer register.

Г		7	6	5	4	3	2	1	0	
TB00CR		1	0	Х	Х	Х	Х	Х	Х	Starts the TMRB0 module.
TB00RUN	$\leftarrow$	0	0	0	0	-	0	Х	0	Stops the TMRB0.
IMC5	$\leftarrow$	Х	1	1	0	Х	1	0	0	Enables INTTB0, and sets it to level 4.
		Х	-	-	0	Х	-	-	-	(Setting of INTTB0 only is shown here. This is a 32-bit
		Х	-	-	0	Х	-	-	-	register and requires settings of other interrupts as
		Х	_	_	0	Х	_	-	_	well. )
TB00FFCR	$\leftarrow$	Х	Х	0	0	0	0	-	-	Disables the trigger.
TB00MOD	$\leftarrow$	Х	Х	1	0	0	1	*	*	Designates the prescaler output clock as the input clock,
TB00RG1L	$\leftarrow$	*	*	*	*	*	*	*	*	and specifies the time interval.
TB00RG1		*	*	*	*	*	*	*	*	(16-bit)
н										
TBOORUN	$\leftarrow$	0	0	0	0	-	1	Х	1	Starts the TMRB0.
Х:	X: Don't care  –: no change									

### 11.4.2 16-bit Event Counter Mode

<< By using an input clock as an external clock (TBxIN0 pin input), it is possible to make it the event counter.>>

The up-counter counts up on the rising edge of TBxIN0 pin input. By capturing a value using software and reading the captured value, it is possible to read the count value.

			7	6	5	4	3	/2	1	0	1	
	TBxxCR	$\leftarrow$	1	0	X	X	Х	Х	Х	Х	$\sim$	Starts the TMRBxx module.
	TBxxRUN	F	0	0	ø	<b>)</b>	-	0	Х	0		Stops the TMRBxx.
	PxCR	1	7	)-`	$\sim$	2	-	~	-	0(	7X (~)	Cata Du0 to the insut meda
	PxFC1 🗸	$\leftarrow$	Fr	-	=7	_	_	$\leq$	$\geq$	1	`(D)	Sets Px0 to the input mode.
	IMC5	×	X	1	1	0	Х	1	0	0	$\sim$	Enables INTTBxx, and sets it to level 4.
			X	5	_	0	X		-	$\geq$	$\geq$	(Setting of INTTB0 only is shown here. This is a 32-bit
	~ ~		Х	~	_	0	X	Z	~	_		register and requires settings of other interrupts as well.)
	$\sim$		Х	-	-	0	Х	-	$\mathcal{I}$	$\sum$		
	TBxxFFCR	$\checkmark$	) X (	Х	0	0	~0	0	-	~_		Disables the trigger.
	TBxxMOD		Х	Х	1	0	0	1	0	0		Designates the TBxxIN0 pin input as the input clock.
$\sim$	TBxxRUN	$\leftarrow$	0	0	0	0	7	1	Х	1		Starts the TMRBxx.
			~		6		$\langle \rangle$	$\overline{}$				
			((	^	(							
$\langle $	TBxxMOD	$\leftarrow$	X	X	0	0	0	1	0	0		Captures a value using software.
	TBxxCP0L	$\leftarrow$	* <	1	*	*	*	*	*	*		Reads the lower 8-bit count value
	TBxxCP0H	$\leftarrow$	*	*	*	>*	*	*	*	*		Reads the higher 8-bit count value.
	Х;	Dor	n't c	care	<b>;</b> –;	nc	ch	ang	ge			

To be used as the event counter, put the prescaler in a "RUN" state (TBxxRUN<TBxxPRUN> = "1").

### 11.4.3 16-bit PPG (Programmable Square Wave) Output Mode

Square waves with any frequency and any duty (programmable square waves) can be output. The output pulse can be either low-active or high-active.

Programmable square waves can be output from the TBxxOUT pin by triggering the timer flip-flop (TBxxFF) to reverse when the set value of the up-counter (UCO) matches the set values of the timer registers (TBxxRG0H/L, TBxxRG1H/L). Note that the set values of TBxxRG0H/L and TBxxRG1H/L must satisfy the following requirement:





Fig. 11.4.3.1 Example of Output of Programmable Square Wave (PPG)

In this mode, by enabling the double buffering of TBxxRG0H/L, the value of register buffer 0 is shifted into TBxxRG0H/L when the set value of the up-counter matches the set value of TBxxRG1H/L. This facilitates handling of small duties.

			//	
Match with TBxxRG0	$\sim$			
	nter=Q1	Up cou	nter=Q ₂	
Match with TBxxRG1				
		Trigger to shi	ft to TBxxRG1	
TBxxRG0	Q1	-W	Q ₂	
(compare value)		7 AT		
Register buffer	Q2	$\bigcirc)$	χ	Q ₃
			TBxxRG0 write	
		>		
Fig. 7	11.4.3.2 Register	Buffer Operati	on	
	. (7			
	21			
$\langle \langle \langle \rangle \rangle$				
	$\mathcal{D}$			
$\sim$				

The block diagram of this mode is shown below.



### 11.4.4 Applications using the Capture Function

The capture function can be used to develop many applications, including those described below:

- ① One-shot pulse output triggered by an external pulse
- ② Frequency measurement
- ③ Pulse width measurement
- ④ Time difference measurement
- ① One-shot pulse output triggered by an external pulse

One-shot pulse output triggered by an external pulse is carried out as follows:

The 16-bit up-counter UC0 is made to count up by putting it in a free-running state using the prescaler output clock. An external pulse is input through the TBxxIN0 pin. A trigger is generated at the rising of the external pulse by using the capture function and the value of the up-counter is taken into the capture registers (TBxxCP0H/L).

The INTC must be programmed so that an interrupt INTx is generated at the rising of an external trigger pulse. This interrupt is used to set the timer registers (TBxxRG0H/L) to the sum of the TBxxCP0H/L value (c) and the delay time (d), (c + d), and set the timer registers (TBxxRG1H/L) to the sum of the TBxxRG0H/L values and the pulse width (p) of one-shot pulse, (c + d + p).

In addition, the timer flip-flop control registers (TBxxFFCR<TBxxE1T1, TBxxE0T1>) must be set to "11." This enables triggering the timer flip-flop (TB5FF0) to reverse when UC5 matches TBxxRG0H/L and TB0RG1H/L. This trigger is disabled by the INTTBxx interrupt after a one-shot pulse is output.

Symbols (c), (d) and (p) used in the text correspond to symbols c, d and p in Fig. 11.4.4.1.





Fig. 11.4.4.1 One-shot Pulse Output (With Delay)

Programming example: Output a 2-ms one-shot pulse triggered by an external pulse from the TBxxIN0 pin with a 3-ms delay * Clock conditions System clock : High speed (fc) High-speed clock gear : 1X (fc) Prescaler clock fperiph/4 (fperiph fsys) Main programming 7 6 5 43 2 1 0 TBxxCR Start the TMRBxx module. Х Х 0 Х Х Х Х TBxxMOD Х 1 0 0 0 1 Puts to a free-running state. Uses oT1 for counting. Takes data into TBxxCP0 at the rising of TBxxIN0 input TBxxFFCR 0 0 0 0 Х 0 Clears TBxxFF0 to zero. Disables TBxxFF0 to reverse. **PxCR** 1 Assigns Px2 pin to TBxxOUT PxFC1 1 IMC1 0 Х 1 1 0 Х 1 0 0 Enables INT5. Х These are 32-bit registers and must be all processed. Х 0 Х Х Х 0 IMC5 Х 1 1 0 Х 0 0 0 Х 0 Х Disables INTTBxx/ These are 32-bit registers and must be all processed. Х 0 Х 0 Х Х TBxxRUN Starts TMRBxx. 0 0 0 Х 1 INT0 での設定 TBxxRG0L TBxxCP0 + 3ms/\otherapT1 TBxxRG0H TBxxRG1L TBxxRG0 + 2ms/oT1 TBxxRG1H TBxxFFCR Enables TBxxFF0 to reverse when there is a match with TBxxRG0, 1. IMC5 0 0 X 0 1 Х 0 Х Enables INTTBxx. Х 0 Х 0 х INTTBxx での設定 TBxxFFCR 0 Disables TBxxFF0 to reverse when there is a match with TBxxRG0, 1 IMC5 Х 1 λ 0 Х 0 0 0 Х 0 Х Disables INTTBxx. Х 0 Х Х 0 Х

### X; Don't care —;no change

If a delay is not required, TBxxFF0 is reversed when data is taken into TBxxCP0H/L, and TBxxRG1L/H is set to the sum of the TBxxCP0H/L value (c) and the one-shot pulse width (p), (c + p), by generating the INT5 interrupt. TB5FF0 is enabled to reverse when UC0 matches with TBxxRG1L/H, and is disabled by generating the INTTBxx interrupt.



### Fig. 11.4.4.2 One-shot Pulse Output Triggered by an External Pulse (Without Delay)

② Frequency measurement

The frequency of an external clock can be measured by using the capture function.

To measure frequency, another 16-bit timer (TMRB01) is used in combination with the 16-bit event counter mode (TMRB01 reverses TB01FFCR to specify the measurement time).

The TBxxIN0 pin input is selected as the TMRBxx count clock to perform the count operation using an external input clock. TBxxMOD<TBxxCPM1 : 0> is set to "11." This setting allows a count value of the 16-bit up-counter UC0 to be taken into the capture register (TBxxCP0) upon rising of a timer flip-flop (TB1FFCR) of the 16-bit timer (TMRB1), and an UC0 counter value to be taken into the capture register (TBxxCP1H/L) upon falling of TB1FF of the 16-bit timer (TMRB01).

A frequency is then obtained from the difference between TBxxCP0H/L and TBxxCP1H/L based on the measurement, by generating the INTTB1 16-bit timer interrupt.

Count clock		ΠΠΠ		
(TBxxIN0 pin input)		C2		_
TBxxOUT			4	
$\wedge (())$				
Taking data into	C1		C1	
TBxxCP0H/L	$((\land (( ))))$	h .		<b>.</b>
Taking data into		C2		C2
TBxxCP1H/L				
	<b>、</b> 市 ->>	h	h i	h
INTTB1			.↓[]	

### Fig. 11.4.4.3 Frequency Measurement

For example, if the set width of TB1FF level "1" of the 16-bit timer is 0.5 s and if the difference between TBxxCP0H/L and TBxxCP1H/L is 100, the frequency is 100 / 0.5 s = 200 Hz.

③ Pulse width measurement

By using the capture function, the "H" level width of an external pulse can be measured. Specifically, by putting it in a free-running state using the prescaler output clock, an external pulse is input through the TBxxIN1 pin and the up-counter (UC5) is made to count up. A trigger is generated at each rising and falling edge of the external pulse by using the capture function and the value of the up-counter is taken into the capture registers (TBxxCP0H/L, TBxxCP1H/L). The INTC must be programmed so that INTCPTxx is generated at the falling edge of the TBxxIN1 pin.

The "H" level pulse width can be calculated by multiplying the difference between TBxxCP0H/L and TBxxCP1H/L by the clock cycle of an internal clock.

For example, if the difference between TBxxCP0H/L and TBxxCP1H/L is 100 and the cycle of the prescaler output clock is 0.5 us, the pulse width is 100 × 0.5 us = 50 us.

Caution must be exercised when measuring pulse widths exceeding the UC0 maximum count time which is dependent upon the source clock used. The measurement of such pulse widths must be made using software.




Fig. 11.4.4.4 Pulse Width Measurement

The "L" level width of an external pulse can also be measured. In such cases, the difference between C2 generated the first time and C1 generated the second time is initially obtained by performing the second stage of INTCPT interrupt processing as shown in "Fig. 11.4.4.5 Time Difference Measurement" and this difference is multiplied by the cycle of the prescaler output clock.


(Note) INTCPTxx interruption is generated when the value of the up-counter is taken into the capture register TBxxCP1H/L.

④ Time Difference Measurement

The up-counter (UC0) is made to count up by putting it in a free-running state using the prescaler output clock. The value of UC0 is taken into the capture register (TBxxCP0H/L) at the rising edge of the TBxxIN0 pin input pulse.

The value of UC0 is taken into the capture register TBxxCP1H/L at the rising edge of the TBxxIN1 pin input pulse. The INTC must be programmed to generate INTCPTxx interrupt at this time.

The time difference can be calculated by multiplying the difference between TBxxCP1H/L and TBxxCP0H/L by the clock cycle of an internal clock.




capture register TBxxCP1H/L.

### 11.4.5 Two-phase Pulse Input Count Mode (TMRB0C)

In this mode, the counter is incremented or decremented by one depending on the state transition of the two-phase clock that is input through TB0CIN0 and TB0CIN1 and has phase difference. Interrupt is output in the ups and downs counter mode by the count operation.

This is a quadruple mode that performs count-up/ down in every modes.

TMRB0C has the same two phase pulse mode as TMRB12. Here we give a detailed description of TMRB0C.



TRACRUM		7	6	5	4	3	2	1	0
TB0CRUN (0xFFFF_F2C0)	Bit symbol	TB0CRD		UD0CCK	TB0CUDC	I2TB0C	TB0CPRU		TB0CRU
		E		0200010	E	.2.2000	N		N
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W 🗸	R	R/W
	After reset	0	0	0	0	0	0	0	0
	Function	Double	Write "0".	Sampling	Enable/	IDLE	Timer Run/S	Stop Control	
		Buffer		clock	disable	0: Stop	0: Stop & Cl	ear	
		0: Disable		selection	two-phase	1:	1: Run (Cou	nt Up)	
		1: Enable		1:φT0/4	counter	Operation 🗸		(5)	
					0: Disable		$\mathbb{Z}/\mathbb{Z}$	$\mathcal{I}$	
					1: Enable		$\langle \rangle$		

### TMR0C RUN register (TB0CRUN)

### Fig. 11.4.6.1 Two-phase Pulse Input Count Mode Setting Register

Set the 5th bit of TB0CRUN register <UDCCK> to "1" as a sampling clock.

#### 2 Interrupt

In the NORMAL mode •

The INTTBOC interrupt is enabled using the interrupt controller (INTC). The INTTBOC interrupt is generated by counting up or down. Reading the status register TB0CST during interrupt handling allows simultaneous check for occurrences of an overflow and an underflow. If TB0CST<INTTBOUFC> is "1," it indicates that an overflow has occurred. If <INTTBUDF0C> is "1," it indicates that an underflow has occurred. This register is cleared after it is read. The counter becomes 0x0000 when an overflow occurs, and it becomes 0xFFFF when an underflow occurs. After that, the counter continues the counting operation.

-			$\frown$			$\langle \rangle$			
	/	7	(6/	5	4	3	2	1	0
TB0CST	Bit symbol	$\mathcal{A}$	$\langle \bigcirc \rangle$		INTTBUDO	INTTBUDF0	INTTBOUF0		
(0xFFFF_F1E4)			$\sim$	$\sim$	$\left( \left( \begin{array}{c} c \end{array} \right) \right)$	С	С		$\sim$
	Read/Write		R			R		F	٢
	After reset		0		0	0	0	(	)
		This can be r	ead as "0".	1	Up-and-dow	Underflow	Overflow	This can be read as "0".	
					n count	0: Not	0: Not		
	Function	7			0: Not	occurred	occurred		
	7.				Occurred	1: Occurred	1: Occurred		
	$\langle$	$\sum$	(	$\geq$	1: Occurred				
-	$\bigcirc$	$\sim$							

Fig. 11.4.6.2 TMRB0C status register

(Note) The status is cleared after the register is read.

### ③ Up-and-down counter

When the two-phase input count mode is selected (TB0CRUN<TB0CUDCE> = "1"), the up-counter becomes the up-and-down counter and it is initialized to 0x7FFF. If a counter overflow occurs, the counter returns to 0x0000. If a counter underflow occurs, the counter returns to 0xFFFF. After that, the counter continues the counting operation. Therefore, the state can be checked by reading the counter value and the status flag TB0CST after an interrupt is generated.

Sampling clock		in the second
Up-count input		
Up-and-down counter value	0x3FFF	X 0x4000 X 0x4001
Up-and-down interrupt		

# (Note 1) The up (down) count input must be set to the "H" level for the states before and after an input.

(Note 2) Reading of counter value must be executed during INTTB0C interrupt handling.


# 12. 32-bit Input Capture (TMRC)

TMRC consists of two channels (TBTA and TBTB) with a 32-bit time base timer (TBT), two channels (CAPx0~1) each with a 32-bit input capture register, and two channels (CMPx0~1) each with a 32-bit compare register.

TBTA and TBTB operate individually and have the same operational structure. Here we are going to explain the case of TBTA.

Fig. 12.1 shows the TMRC block diagram.







# 12.2 Description for Operations of Each Circuit

#### 12.2.1 Prescaler

The prescaler is provided to acquire the TMRC source clock. The prescaler input clock  $\phi$ T0 is fperiph/2, fperiph/4, fperiph/8 or fperiph/16 selected by SYSCR0<PRCK1: 0> in the CG.  $\phi$ T2 through  $\phi$ T256 generated by dividing  $\phi$ T0 are available as TMRC prescaler input clocks and can be selected with TBTACR<TBTCLK3:0>.

Fperiph is either "fgear" which is a clock selected by SYSCR1<FPSEL> in the CG, or "fc" which is a clock before it is divided by the clock gear.

The operation or stoppage of the prescaler is set with TBTARUN<TBTPRUN> where writing "1" starts counting and writing "0" clears and stops counting. Table 12.1 shows the prescaler output clock resolutions.

# **Table 12.1 Prescaler Output Clock Resolutions**

		-				c = 54MHz				
Select peripheral clock <fpsel></fpsel>	Clock gear value <gear2:0></gear2:0>	Select prescaler clock <prck1:0></prck1:0>	Prescaler output clock resolution							
			ΦΤ2	ΦΤ4	ФТ8	ФТ16				
		00(fperiph/16)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37µs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)				
	000(fc)	01(fperiph/8)	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁸ (4.74 μs)				
	000(10)	10(fperiph/4)	fc/24(0.30 µs)	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 μs)				
		11(fperiph/2)	fc/2³(0.15 μs)	fc/2⁴(0.30 µs)	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 μs)				
		00(fperiph/16)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 µs)	fc/2 ⁹ (9.48 µs)	fc/2 ¹⁰ (18.96 μs)				
	100(fc/2)	01(fperiph/8)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁸ (4.74 µs)	fc/2 ⁹ (9.48 μs)				
	100(10/2)	10(fperiph/4)	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 μs)				
O(fgear)		11(fperiph/2)	fc/24(0.30 µs)	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 µs)	fc/2 ⁷ (2.37 μs)				
U(Igeal)		00(fperiph/16)	fc/2 ⁸ (4.74 µs)	fc/2º(9.48 μs)	fc/2 ¹⁰ (18.96 µs)	fc/2 ¹¹ (37.93 μs)				
	110(fc/4)	01(fperiph/8)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 μs)				
-		10(fperiph/4)	fc/2 ⁶ (1.19 µs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)				
		11(fperiph/2)	fc/2⁵(0.59 µs)	fc/2 ⁶ (1.19 μs)	fc/2 ^z (2.37 μs)	fc/2 ⁸ (4.74 μs)				
	111(fc/8)	00(fperiph/16)	fc/2º(9.48 µs)	fc/2 ¹⁰ (18.96 μs)	fc/2 ¹¹ (37.93 μs)	fc/2 ¹² (75.85 μs)				
		01(fperiph/8)	fc/2 ⁸ (4.74 µs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 μs)	fc/2 ¹¹ (37.93 µs)				
		10(fperiph/4)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)				
		11(fperiph/2)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)				
		00(fperiph/16)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)				
	000(fc)	01(fperiph/8)	fc/2⁵(0.59 µs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 μs)				
	000(TC)	10(fperiph/4)	fc/24(0.30 µs)	fc/2⁵(0.59 µs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 µs)				
		11(fperiph/2)	fc/2³(0.15 μs)	fc/24(0.30 μs)	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 μs)				
		00(fperiph/16)	fc/2 ⁶ (1.19 μ <b>s</b> )	fc/2 ⁷ (2.37 μs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)				
	$100(f_{0}/2)$	01(fperiph/8)	fc/2 ⁵ (0.59 µs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 μs)				
	100(fc/2)	10(fperiph/4)	fc/24(0.30 µs)	fc/2⁵(0.59 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 µs)				
1(fo)		11(fperiph/2)	fc/2 ³ (0.15 μs)	fc/2 ⁴ (0.30 μs)	fc/2⁵(0.59 µs)	fc/2 ⁶ (1.19 μs)				
1(fc)		00(fperiph/16)	fc/2 ⁶ (1.19 µs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)				
	110(fc/4)	01(fperiph/8)	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 μs)				
	110(1C/4)	10(fperiph/4)	fc/2 ⁴ (0.30 μs)	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 µs)				
		11(fperiph/2)	~	fc/24(0.30 μs)	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 μs)				
		00(fperiph/16)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)				
$\land$	111/5-10)	01(fperiph/8)	fc/2⁵(0.59 μs)	fc/2 ⁶ (1.19 µs)	fc/2 ⁷ (2.37 μs)	fc/2 ⁸ (4.74 μs)				
	111(fc/8)	10(fperiph/4)	$\sim$ -	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 μs)	fc/2 ⁷ (2.37 µs)				
	$\geq$	11(fperiph/2)	-	-	fc/2 ⁵ (0.59 μs)	fc/2 ⁶ (1.19 μs)				
7/										

					@fc	c = 54MHz
Select peripheral clock <fpsel></fpsel>	Clock gear value <gear2:0></gear2:0>	Select prescaler clock <prck1:0></prck1:0>	F	Prescaler outpu	t clock resolutio	on
<pre>CFF3EL&gt;</pre>			T32	T64	T128	T256
		00(fperiph/16)		fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 μs)	fc/2 ¹³ (151.7 μs)
	000((-)	01(fperiph/8)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 μs)	fc/211(37.93 µs)	fc/2 ¹² (75.85 μs)
	000(fc)	10(fperiph/4)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)	fc/2 ¹¹ (37.93 µs)
		11(fperiph/2)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 µs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 μs)
		00(fperiph/16)	fc/2 ¹¹ (37.93 μs)	fc/2 ¹² (75.85 µs)	fc/2 ¹³ (151.7 μs)	fc/2 ¹⁴ (303.4 µs)
	$100(f_{0}/2)$	01(fperiph/8)	fc/2 ¹⁰ (18.96 µs)	fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 μs)	fc/2 ¹³ (151.7 µs)
	100(fc/2)	10(fperiph/4)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)	fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 μs)
$O(f_{about})$		11(fperiph/2)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)	fc/2 ¹¹ (37.93 μs)
O(fgear)	110(fc/4)	00(fperiph/16)	fc/2 ¹² (75.85 μs)	fc/2 ¹³ (151.7 μs)	fc/2 ¹⁴ (303.4 µs)	fc/2 ¹⁵ (606.8 μs)
		01(fperiph/8)	fc/2 ¹¹ (37.93 μs)	fc/2 ¹² (75.85 µs)	fc/2 ¹³ (151.7 μs)	fc/2 ¹⁴ (303.4 µs)
-	110(10/4)	10(fperiph/4)	fc/2 ¹⁰ (18.96 μs)	fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 µs)	fc/2 ¹³ (151.7 μs)
		11(fperiph/2)	fc/2 ⁹ (9.48 µs)	fc/2 ¹⁰ (18.96 μs)	fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 μs)
		00(fperiph/16)	fc/2 ¹³ (151.7 µs)	fc/2 ¹⁴ (303.4 µs)	fc/2 ¹⁵ (606.8 µs)	fc/2 ¹⁶ (1213.6 μs)
	111(fc/8)	01(fperiph/8)	fc/2 ¹² (75.85 μs)	fc/2 ¹³ (151.7 μs)	fc/214(303.4 µs)	fc/2 ¹⁵ (606.8 µs)
	111(10/0)	10(fperiph/4)	fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 μs)	fc/2 ¹³ (151.7 μs)	fc/2 ¹⁴ (303.4 µs)
		11(fperiph/2)	fc/2 ¹⁰ (18.96 μs)	fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 µs)	fc/2 ¹³ (151.7 μs)
		00(fperiph/16)	fc/2 ¹⁰ (18.96 µs)	fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 μs)	fc/2 ¹³ (151.7 μs)
	000(fc)	01(fperiph/8)	fc/2º(9.48 µs)	fc/2 ¹⁰ (18.96 μs)	fc/2 ¹¹ (37.93 μs)	fc/2 ¹² (75.85 μs)
	000(10)	10(fperiph/4)	fc/2 ⁸ (4.74 μs)		fc/2 ¹⁰ (18.96 µs)	fc/2 ¹¹ (37.93 µs)
		11(fperiph/2)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)
		00(fperiph/16)	fc/2 ¹⁰ (18.96 μs)	fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 μs)	fc/2 ¹³ (151.7 μs)
	100(fc/2)	01(fperiph/8)	fc/2º(9.48 μs)	fc/2 ¹⁰ (18.96 µs)		fc/2 ¹² (75.85 μs)
	100(10/2)	10(fperiph/4)	fc/2 ⁸ (4.74 μs) 🤇	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)	fc/2 ¹¹ (37.93 µs)
1(fc)		11(fperiph/2)	fc/2 ⁷ (2.37 μ <b>s</b> )	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)
1(10)		00(fperiph/16)		fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 µs)	fc/2 ¹³ (151.7 μs)
	110(fc/4)	01(fperiph/8)		fc/2 ¹⁰ (18.96 µs)	· · · ·	fc/2 ¹² (75.85 μs)
		10(fperiph/4)		fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)	fc/2 ¹¹ (37.93 µs)
		11(fperiph/2)	fc/2 ⁷ (2.37 μs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)
		00(fperiph/16)			fc/2 ¹² (75.85 μs)	fc/2 ¹³ (151.7 μs)
	111(fc/8)	01(fperiph/8)	fc/2º(9.48 μs)		fc/2 ¹¹ (37.93 µs)	fc/2 ¹² (75.85 µs)
		10(fperiph/4)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)	fc/2 ¹¹ (37.93 µs)
		11(fperiph/2)	fc/2 ⁷ (2.37 µs)	fc/2 ⁸ (4.74 μs)	fc/2 ⁹ (9.48 μs)	fc/2 ¹⁰ (18.96 µs)

(Note 1)	The prescaler output clock $\phi$ Tn must be selected so that $\phi$ Tn <fsys (so<="" 2="" is="" satisfied="" th=""></fsys>
	that φTn is slower than fsys/2).
(Note 2)	Do not change the clock gear while the timer is operating.
(Note 3)	"-" denotes "setting prohibited."

# 12.2.2 Noise Removal Circuit

The noise removal circuit removes noises from an external clock source input (TBTIN) and a capture trigger input (TCnIN) of the time base timer (TBTA). It can also output input signals without removing noises from them.

# 12.2.3 32-bit Time Base Timer (TBT)

This is a 32-bit binary counter that counts up upon the rising of an input clock specified by the TBTA control register TBTACR.

Based on the TBTCR<TBTCLK3 : 0> setting, an input clock is selected from external clocks supplied through the TBTIN1 pin and eight prescaler output clocks  $\phi$ T2,  $\phi$ T4,  $\phi$ T8,  $\phi$ T16,  $\phi$ T32,  $\phi$ T64,  $\phi$ T128, and  $\phi$ T256.


"Count," "stop" or "clear" of the up-counter can be selected with TBTARUN<TBTRUN>. When a reset is performed, the up-counter is in a cleared state and the timer is in an idle state. As counting starts, the up-counter operates in a free-running condition. As it reaches an overflow state, the overflow interrupt INTTBT is generated; subsequently, the count value is cleared to 0 and the up-counter restarts a count-up operation. INTTBTA is controlled by CAPINT and CMPINT that categorized in the same group as INTCAPn described in the part of 32-bit capture register.


This counter can perform a read capture operation. When it is performing a read capture operation, it is possible to read a counter value by accessing the TBTA read capture register (TBTARDCAP) in units of 32 bits.

However, a counter value cannot be read (captured) if the register is accessed in units of 8 or 16 bits.

# 12.2.4 Edge Detection Circuit

By performing sampling, this circuit detects the input edge of an external capture input (TCnIN). It can be set to "rising edge," "falling edge," "both edges" or "not captured" by provisioning the capture control register CAPAnCR<CPnEG1:0>. Fig. 12.2.4.1 shows capture inputs, outputs (capture factor outputs) produced by the edge detection circuit.





# 12.2.5 32-bit Capture Register

This is a 32-bit register for capturing count values of TBTA by using capture factors as triggers. If a capture operation is performed, the capture interrupt INTCAPn is generated. Two interrupt requests INTCAP0 through INTCAP1 are grouped into one set of interrupt requests which are then notified to the interrupt controller. Which one of interrupt requests must be processed can be identified by reading the status register TCGST during interrupt processing. Additionally, it is possible to mask unnecessary interrupts by setting the interrupt mask register TCGIM to an appropriate bit setting. While a read of the capture register is ongoing, count values cannot be captured even if there are triggers.



# 12.2.6 32-bit Compare Register

This is a 32-bit register for specifying a compare value. TMRC has two built-in compare registers, CMPA0 and CMPA1. If values set in these compare registers match the value of TBTA, the match detection signal of a comparator becomes active. "Compare enable" or "compare disable" can be specified with the compare control register CMPCTL<CMPEN1:0>.

To set TCCMPn to a specific value, data must be transferred to TCCMPn in the order of lower to higher bits by using a byte data transfer instruction four times.

CMPAn forms a pair with a register buffer "n." "Enable" or "disable" of the double buffers is controlled by the compare control register CMPCTL <CMPRDEn>. If <CMPRDEn> is set to "0," the double buffers are disabled. If <CMPRDEn> is set to "1," they are enabled.

If the double buffers are enabled, data transfer from the register buffer "n" to the compare register CMPAn takes place when the value of TBTA matches that of CMPAn.

Because CMPAn is indeterminate when a reset is performed, it is necessary to prepare and write data in advance. A reset initializes CMPACTL <CMPRDEn> to "0" and disables the double buffers. To use the double buffers, data must be written to the compare register, < CMPRDEn > must be set to "1," and then the following data must be written to the register buffer.

CMPAn and the register buffer are assigned to the same address. If < CMPRDEn > is "0," the same value is written to CMPAn and each register buffer. If <CMPRDEn> is "1," data is written to each register buffer only. Therefore, to write an initial value to the compare register, it is necessary to set the double buffers to "disable."


# 12.3 Register Description

			11		U legister				
		7	6	5	4	3	2	1	0
TCACR	bit Symbol	TCEN	I2TBT				Ĺ	$\left  \right $	
(FFFFF500H)	Read/Write	R/	W	R					
	After reset	0	0	0	0	0	0	) 🖓 0	0
		TMRC	IDLE						
	Function	operation	0: Stop			(	$(// \uparrow)$		
	1 unction	0: Disable	1:						
		1: Enable	Operation						
							1.2		

TMRC control register

<I2TBT>: Controls the operation in idle mode.

<TCEN>: Specifies enabling/disabling of the TMRC operation. If set to "disable," a clock is not supplied to other registers of the TMRC module and, therefore, a reduction in power consumption is possible (a read of or a write to other registers cannot be executed). To use TMRC, the TMRC operation must be set to "enable" ("1") before making individual register settings of TMRC modules. If TMRC is operated and then set to "disable," individual register settings are retained.




<TBTRUN>:Controls the TBT count operation.

<TBTPRUN>:Controls the TBT prescaler operation.

<TBTCAP>: If this is set to "1," the count value of the time base timer (TBT) is taken into the capture register TBTCAPn.

(Note) TBTRUN bits 4~7 are read as "0".



	TBT control register									
		7	6	5		4	3	2	1	0
TBTACR	bit Symbol	TBTNF		/			TBTCLK3	TBTCLK2	TBTCLK1	TBTCLK0
(FFFFF502H)	Read/Write		R/W							
	After reset	0	0	0		0	0	0	0	0
	Function	TBTIN0 Input noise removal 0:disable 1:enable	Make sure t	o write "0".			TBT source c 0000:	0001: ¢T 0100: ¢T 8 0111: ¢T	0101:	'

This is an input clock for TBT. Clocks from "0000" to "0111" are available as prescaler output <TA0CLK3:0>: clocks. A clock "1111" is input through the TBTIN pin. <TBTNF>:

Controls the noise removal for the TBTIN pin input, If this is set to "0" (removal disabled), any input of more than 2/fsys (37ns@fperiph = fc = 54MHz) is accepted as a source clock for TBT, at whichever level the TBTIN pin is, "H" or "L."

If this is set to "1" (removal enabled), any input of less than 6/fsys (111ns@fperiph = fc = 54MHz) is regarded as noise and removed, at whichever level the TBTIN pin is, "H" or "L." The range of removal changes depending on the selected clock gear and a system clock used.


	TBTA capture register (TBTACAR)									
	/	7	6	5	4 🔨	3	2	1	0	
TBATCAPLL	bit Symbol	CAP07	CAP06	CAP05	CAP04	CAP03	CAP02	CAP01	CAP00	
(FFFFF504H)	Read/Write					$\langle \rangle$				
	After reset	0	(//0)	0	0	0	0	0	0	
	Function	$\langle \rangle$		(	Capture da	ta (bit 7~0)				
		$\langle \rangle \perp$		$\langle \langle  $	$\vee$ ( ))					
		7	6	5	4	3	2	1	0	
TBTACAPLH	bit Symbol	CAP15	CAP14	CAP13	CAP12	CAP11	CAP10	CAP09	CAP08	
(FFFFF505H)	Read/Write	~			F	<u> </u>				
	After reset	0	0	0	0	0	0	0	0	
	Function	$\bigcirc$	$\square$		Capture dat	a (bit 15~8)				
	$(\bigcirc)$		41							
	T T	7	6	5	4	3	2	1	0	
TBTACAPHL										
-	bit Symbol	CAP23	CAP22	CAP21	CAP20	CAP19	CAP18	CAP17	CAP16	
(FFFFF506H)	bit Symbol Read/Write	CAP23	CAP22	CAP21	CAP20 F		CAP18	CAP17	CAP16	
-		CAP23 0	CAP22	CAP21 0			CAP18 0	CAP17 0	CAP16 0	
-	Read/Write				F	0				
-	Read/Write After reset				F 0	0				
-	Read/Write After reset				F 0	0				
(FFFFF506H) TBTACAPHH	Read/Write After reset	0	0	0	F O Capture data	0 a (bit 23~16)	0	0	0	
(FFFFF506H)	Read/Write After reset Function	0	0	0	F O Capture data	0 a (bit 23~16) <u>3</u> CAP27	0	0	0	
(FFFFF506H) TBTACAPHH	Read/Write After reset Function bit Symbol	0	0	0	F O Capture data 4 CAP28	0 a (bit 23~16) <u>3</u> CAP27	0	0	0	

Fig. 12.3.2TMRC-related registers

# TBT read capture register (TBTARDCAP)

TBTARDCAPLL(0xFFFF_F508)

		,00)						
	7	6	5	4	3	2	1	0
bit Symbol	RDCAP07	RDCAP06	RDCAP05	RDCAP04	RDCAP03	RDCAP02	RDCAP01	RDCAP00
Read/W rite				-	R	$\rightarrow$	-	_
After reset	0	0	0	0	0	0	0	0
Function				Capture of	lata (bit 7~0)		))*	
TBTARDCAP	LH(0xFFFF_F	509)			~	(77)		
	7	6	5	4	3	2	1	0
bit Symbol	RDCAP17	RDCAP16	RDCAP15	RDCAP14	RDCAP13	RDCAP12	RDCAP11	RDCAP10
Read/W rite				-	R	7(	-	
After reset	0	0	0	0	0	0	0	0
Function				Capture d	ata (bit 15~8)	>		
TBTARDCAP	HL(0xFFFF_F	50A)				(	>//	
-	7	6	5	4 (	7/3	2 6		0
bit Symbol	RDCAP27	RDCAP26	RDCAP25	RDCAP24	RDCAP23	RDCAP22	RDCAP21	RDCAP20
Read/W rite		<u>.</u>		$ ( \bigcirc ) $	R		90/	
After reset	0	0	0	0	0	0	0	0
Function				Capture da	ta (bit 23~16)			
TBTARDCAP	HH(0xFFFF_I	-50B)	(					
	7	6	5	4	3 ((	2	1	0
bit Symbol	RDCAP37	RDCAP36	RDCAP35	RDCAP34	RDCAP33	RDCAP32	RDCAP31	RDCAP30
Read/W rite				$\sim$	R			
After reset	0	0	θ	0	0	0	0	0
Function			(())	Capture da	nta (bit 31~24)			



	TMRC capture 0 control register										
		7	6	5	4	3	2	1	0		
CAPA0CR	bit Symbol	TC0NF		CP0EG1							
(FFFFF520H)	Read/Write	R/W				R/	W				
	After reset	0	0	0	0	0	0	0	0		
	Function	TC0IN Input noise removal 0:disable 1:enable					$\overline{0}$	Select effectiv TCOIN input 00 : Not capt 01 : Rising er 10 : Falling e 11 : Both edg	ured dge dge		

<CP0EG1:0>:Selects the effective edge of an input to the trigger input pin TC0IN of the capture 0 register (CAAP0). If this is set to "00," the capture operation is disabled.

<TC0NF>: Controls the noise removal for the TC0IN pin input.

If this is set to "0" (removal disabled), any input of more than 2/fsys (37ns@fperiph=fc=54MHz) is accepted as a trigger input for TCCAP0, at whichever level the TC0IN pin is, "H" or "L." If this is set to "1" (removal enabled), any input of less than 6/fsys (111ns@fperiph=fc=54MHz) is regarded as noise and removed, at whichever level the TCOIN pin is, "H" or "L." The range of removal changes depending on the selected clock gear and a system clock used.

(Note) CAPA0CR bits 2~6 are read as "0".

TMRC capture 0 register ( CAPA0 )										
		7	6	5	4	3	2	1	0	
CAPA0LL	bit Symbol	CAP007	CAP006	CAP005	CAP004	CAP003	CAP002	CAP001	CAP000	
(FFFFF524H)	Read/Write			$\bigcirc$	F					
	After reset	0	0	0	0 🔨	0	0	0	0	
	Function				Capture 0 da	ata (bit 7~0)				
			$\sim$	)					_	
		7 (	(//6)	5	4	3	2	1	0	
CAPA0LH	bit Symbol	CAP017	CAP016	CAP015	CAP014	CAP013	CAP012	CAP011	CAP010	
(FFFFF525H)	Read/Write	$() \vdash$		$\langle \langle   \rangle$	// )) f	R				
	After reset	0	0	0	0	0	0	0	0	
	Function				Capture 0 da	ta (bit 15~8)				
-		$\sim$						_	-	
	K	7	6	5	4	3	2	1	0	
CAPA0HL	bit Symbol	CAP027	CAP026	CAP025	CAP024	CAP023	CAP022	CAP021	CAP020	
(FFFFF5216H	Read/Write	)	21		F	R				
$\sim$	After reset	0	0	0	0	0	0	0	0	
	Function	$\land$	$(\bigcirc)$	~	Capture 0 dat	a (bit 23~16)				
	$\rightarrow$		$\sim$							
		72	6	5	4	3	2	1	0	
САРАОНН	bit Symbol	CAP037	CAP036	CAP035	CAP034	CAP033	CAP032	CAP031	CAP030	
(FFFFF527H)	Read/Write				F	R				
	After reset	0	0	0	0	0	0	0	0	
	Function				Capture 0 dat	a (bit 31~24)				

(Note)Data is not captured during a read of the capture register.

Fig. 12.3.4 TMRC-related register

	TMRC capture 1 control reigster										
		7	6	5	4	3	2	1	0		
CAPA1CR	bit Symbol	TC1NF						CP1EG1	CP1EG0		
(FFFFF528H)	Read/Write	R/W			R/	W					
	After reset	0	0	0	0	0	0	0	0		
	Function	TC1IN Input noise removal 0:disable 1:enable				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	$\langle$	Select effectin TC1IN input 00 : Not capt 01 : Rising er 10 : Falling e 11 : Both edg	ured dge dge		

<CP1EG1:0>: Selects the effective edge of an input to the trigger input pin TC1IN of the capture 1 register (TCCAP1). If this is set to "00," the capture operation is disabled.

<TC1NF>: Controls the noise removal for the TC1IN pin input.

If this is set to "0" (removal disabled), any input of more than 2/fsys (37ns@fperiph = fc = 54MHz) is accepted as a trigger input for TCCAP1, at whichever level TC1IN pin is, "H" or "L."

If this is set to "1" (removal enabled), any input of less than 6/fsys (111ns@fperiph = fc = 54MHz) is regarded as noise and removed, at whichever level the TC1IN pin is, "H" or "L." The range of removal changes depending on the selected clock gear and a system clock used.

(Note) CAPA1CR bits 2~6 area read as "0".

-	TMRC capture 1 register (CAPA1)										
		7	6	5	4 🤇	3	2	1	0		
CAPA1LL	bit Symbol	CAP107	CAP106	CAP105	CAP104	CAP103	CAP102	CAP101	CAP100		
(FFFFF52CH)	Read/Write			$\bigcirc$	R						
	After reset	0	07	0	0 🔨	0	0	0	0		
	Function		Capture 1 data (bit 7~0)								
			$\frown \subseteq$	/		$\langle \mathcal{L} \rangle$					
		7 (	(//6)	5	4	3	2	1	0		
CAPA1LH	bit Symbol	CAP117	CAP116	CAP115	CAP114	CAP113	CAP112	CAP111	CAP110		
(FFFFF52DH)	Read/Write	$() \vdash$	<u> </u>	$\langle \langle   \rangle \rangle$	// )) r	2					
F	After reset	0	0	0	0	0	0	0	0		
	Function		Capture 1 data (bit 15~8)								
		$\sim$									
	Ł	7	6	5	4	3	2	1	0		
CAPA1HL	bit Symbol	CAP127	CAP126	CAP125	CAP124	CAP123	CAP122	CAP121	CAP120		
(FFFFF52EH)	Read/Write	)	21		R	2					
$\sim$	After reset										
	Function	$\land$	$(\bigcirc)$	~	Capture 1 dat	a (bit 23~16)					
	$\rightarrow$		$> \bigcirc /$								
		72	6	5	4	3	2	1	0		
CAPA1HH	bit Symbol	CAP137	CAP136	CAP135	CAP134	CAP133	CAP132	CAP131	CAP130		
(FFFFF52FH)	Read/Write				R	2					
	After reset	0	0	0	0	0	0	0	0		
	Function				Capture 1 dat	a (bit 31~24)					

(Note) Data is not captured during a read of the capture register.

Fig. 12.3.5 TMRC-related register

-				-				-			
		7	6	5	4	3	2	1	0		
	bit Symbol			INTCAP B1	INTCAP B0			INTCAP A1	INTCAP A0		
CAPINT	Read/Write		R								
(0xFFFF_E718)	After reset			0	0			0	0		
/				Interrupt	Interrupt		~	Interrupt	Interrupt		
	Function			0:disable	0:disable		$\leq$	0:disable	0:disable		
				1:enable	1:enable			1:enable	1:enable		
								$\langle \rangle$			
		15	14	13	12	11	10	9)	8		
	bit Symbol			IMINTCA PB1	IMINTCA PB0		$\overline{\mathbb{C}}$		IMINTCA PA0		
	Read/Write				R	w $\land$		$\sum$			
	After reset			0	0		//<	// 0	0		
				Mask	Mask		$\langle \rangle$	Mask	Mask		
	Function			0:disable	0:disable	(	() >	0:disable	0:disable		
				1:enable	1:enable			1:enable	1:enable		

# TMRC capture interrupt determination, interrupt mask register

TMRC capture interrupt determination, interrupt mask register

		ne capie					e maent i e	9.0401	
	/	7	6	5	4	(3)	2 🔷	$(\mathcal{H})$	0
bit Sym	bol	INTCMP B1	INTCMP B0			INTCMP A1	INTCMP A0	NY.	$\bigcup$
Read/V	Vrite	R	R		20	R	R	$7 \rightarrow$	
After re	set	0	0		$\langle \rangle$	0	0((		
		Interrupt	Interrupt		$\langle \rangle$	Interrupt	Interrupt	$\square$	
Funct	ion	0:disable	0:disable	6	$\sim$	0:disable	0:disable	$\bigcirc$	
		1:enable	1:enable		$\sim$	1:enable	1:enable		
				$( \land )$		$\frown$	$\sim$	1	
	/	15	14	্শই	12	/ 11	10	9	8
bit Sym	bol	IMINTCM PB1	IMINTCM PB0		>	IMINTCM PA1	IMINTCM PA0		
Read/V	Vrite	R/W	R/W		7	R/W	R/W	-	
After re	set	0	0			0	0		
		Mask	Mask		~	Mask	Mask		
Funct	ion	0:disable	0:disable	$\sim$		0:disable	0:disable		
		1:enable	1:enable	))	$\wedge$	1:enable	1:enable		

CMPINT (0xFFFF_E71C )

Fig. 12.3.6 TMRC-related register

		7	6	5	4	3	2	1	0
CMPA0CTL	bit Symbol		TCFFEN0	TCFFC01	TCFFC00			CMPRDE0	CMPEN0
(FFFFF510H)	Read/Write	R		R/W		F	R	R/	W
	After reset	0	0	1	1	0	0	0	0
	Function		TCFF0 reverse 0:disable 1:enable	TCFF0 contro 00:reverse 01:set 10:clear 11:Don't care		$\langle$	05	Double buffer 0 0:disable 1:enable	Compare 0 enable 0:disable 1:enable
	-		-			$\geq$		-	
		7	6	5	4	3 ((	2	1	0
CMPA1CTL	bit Symbol		TCFFEN1	TCFFC11	TCFFC10	$\langle$	$\mathbf{z}$	CMPRDE1	CMPEN1
(FFFFF518H)	Read/Write	R		R/W		F	8	(R/	W
	After reset	0	0	1	1	0	0	Q	$\searrow_0$
	Function		TCFF0 reverse 0:disable 1:enable	TCFF0 contro 00:reverse 01:set 10:clear 11:Don't care		ZS >		Double buffer 1 0:disable 1:enable	Compare 1 enable 0:disable 1:enable
•					1 1			) ]	

TMRC compare control register ( CMPACTLn )

<CMPENn>: Controls enabling/disabling of the compare match detection.

<CMPRDEn>:Controls enabling/disabling of double buffers of the compare register.

<TCFFCn1:0>:Controls F/F of the compare match output.

<TCFFENn>:Controls enabling/disabling of F/F reversal of the compare match output.

(Note) CMPACTLn bits 7 and 3~2 are read as "0". Fig. 12.3.7 TMRC-related register

CMPAOLL (FFFF514H)         T         6         5         4         3         2         1         0           CMPAOLL (FFFF514H)         ReadWrite After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0				TMRC c	ompare re	gister 0 ( 0	CMPA0)			
IFFFFF14H)         Immunol Solution         Immunol Solution         ReadWrite         ReadWrite<	]		7	6	5	4	3	2	1	0
Total         Total         Total           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0		bit Symbol	CMP007	CMP006	CMP005	CMP004	CMP003	CMP002	CMP001	CMP000
Function         Compare register 0 data (bit 7-0)           CMPA0LH (FFFF515H)         7         6         5         4         3         2         1         0           Dit Symbol         CMP017         CMP016         CMP015         CMP013         CMP012         CMP010         CMP027         CMP026         CMP026         CMP022         CMP021         CMP020		Read/Write		-	•	R	W			-
T         6         5         4         3         2         1         0           CMPA0LH (FFFF515H)         bit Symbol         CMP017         CMP016         CMP013         CMP012         CMP010         CMP010           Read/Write         RAW         RAW         RAW         RAW         CMP012         CMP012         CMP010         CMP010         CMP017         CMP017         CMP010         CMP017         CMP010         CMP017         CMP010         CMP017         CMP026         CMP022         CMP022         CMP020         C		After reset	0	0	0	0	0	0	0	0
CMPAOLH (FFFF515H)         bit Symbol         CMP017         CMP016         CMP015         CMP013         CMP012         CMP010           Read/Write         Rw	L	Function			Con	npare registe	er 0 data (bit 7	′~0)		
CMPAOLH (FFFF515H)         bit Symbol         CMP017         CMP016         CMP015         CMP013         CMP012         CMP010           Read/Write         Rw			,							
Image: Difference of the control of			7	6	5	4	3	2 (		0
Interview         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0			CMP017	CMP016	CMP015	CMP014	CMP013	CMP012	CMP011	CMP010
Tunction         Compare register 0 data (bit 16–8)           CMPA0HL (FFFF516H)         T         6         5         4         3         2         1         0           CMPA0HL (FFFF516H)         bit Symbol         CMP027         CMP026         CMP026         CMP023         CMP021         CMP020           ReadWrite         R/W         R/W         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <t< td=""><td>(FFFF515H)</td><td>Read/Write</td><td></td><td></td><td>:</td><td></td><td></td><td>_((// {</td><td></td><td>:</td></t<>	(FFFF515H)	Read/Write			:			_((// {		:
T         6         5         4         3         2         1         0           CMPA0HL (FFFF516H)         bit Symbol         CMP027         CMP026         CMP028         CMP022         CMP021         CMP020           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	-		0	0					0	0
CMPA0HL (FFFF516H)         bit Symbol         CMP027         CMP026         CMP025         CMP023         CMP022         CMP021         CMP020           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	L	Function			Com	pare registe	r 0 data (bit 1	5~8)		
CMPA0HL (FFFF516H)         bit Symbol         CMP027         CMP026         CMP025         CMP023         CMP022         CMP021         CMP020           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	г		7	0	-	4			4	0
Time         Time <th< td=""><td></td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>			-							
Read/Write         7         6         5         4         3         2         1         0           CMPA0HH (FFFF517H)         T         6         5         4         3         2         1         0           CMPA0HH (FFFF517H)         T         6         5         4         3         2         1         0           After reset         0         0         0         0         0         0         0         0           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 </td <td></td> <td></td> <td>CMP027</td> <td>: CMP026</td> <td>: CMP025</td> <td></td> <td></td> <td>CMP022</td> <td>: CMP021</td> <td>: CMP020</td>			CMP027	: CMP026	: CMP025			CMP022	: CMP021	: CMP020
Function         Compare register 0 data (bit 23-16)           CMPA0HH (FFFF517H)         7         6         5         4         3         2         1         0           BeadWrite After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	(		0	0	0			0		
CMPA0HH (FFFFF517H)         7         6         5         4         3         2         1         0           ReadWrite After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	ŀ		0	. 0					$(\bigcirc)$	> 0
CMPA0HH (FFFFF517H)         bit Symbol         CMP037         CMP036         CMP035         CMP033         CMP032         CMP031         CMP030           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	L	FUNCTION			Com	Jare register		S~10)~		/
CMPA0HH (FFFFF517H)         bit Symbol         CMP037         CMP036         CMP035         CMP033         CMP032         CMP031         CMP030           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	г		7	6	5	4	3	22		0
(FFFFF517H)       Im col + cm col +	СМРАОНН	hit Symbol						- ( /	CMP031	
After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <th< td=""><td></td><td></td><td>CIVIF 037</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>			CIVIF 037							
Function         Compare register 0 data (bit 31-24)           TMRC compare register 1 ( CMPA1.)           CMPA1LL           CMPA1LL           (FFFF51CH)           ReadWrite           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <th< td=""><td>ŀ</td><td></td><td>0</td><td>0</td><td>0</td><td></td><td>. (:</td><td>$\overline{(7/0)}$</td><td>0</td><td>0</td></th<>	ŀ		0	0	0		. (:	$\overline{(7/0)}$	0	0
TMRC compare register 1 ( CMPA1.)         CMPA1LL (FFFFF51CH)       7       6       5       4       3       2       1       0         bit Symbol       CMP107       CMP106       CMP105       CMP103       CMP102       CMP101       CMP100         ReadWrite       RW       RW       RW       After reset       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0	1			•				<del>\/ ·//</del>		
CMPA1LL (FFFFF51CH)         7         6         5         4         3         2         1         0           CMPA1LL (FFFFF51CH)         bit Symbol         CMP107         CMP106         CMP105         CMP104         CMP102         CMP101         CMP100           ReadWrite         R/W	-					V /				
CMPA1LL (FFFFF51CH)         7         6         5         4         3         2         1         0           CMPA1LL (FFFFF51CH)         bit Symbol         CMP107         CMP106         CMP105         CMP103         CMP102         CMP101         CMP100           ReadWrite         R/W				(			$\langle \rangle$	)		
CMPA1LL (FFFF51CH)         bit Symbol         CMP107         CMP106         CMP105         CMP103         CMP102         CMP101         CMP100           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	-			TMRC c	ompare re	gister 1 ( 0	CMPA1)	/	_	
ReadWrite       R/W         After reset       0       0       0       0       0       0       0         Function       Compare, register 1 data (bit 7~0)       0       0       0       0       0       0         CMPA1LH (FFFF51DH)       7       6       5       4       3       2       1       0         CMPA1LH (FFFF51DH)       0       CMP117       CMP116       CMP115       CMP113       CMP112       CMP111       CMP110         ReadWrite       R/W	ļ.		7	6	5	4 _	3 ~	2	1	0
After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <th< td=""><td></td><td>bit Symbol</td><td>CMP107</td><td>CMP106</td><td>CMP105</td><td>CMP104</td><td>CMP103</td><td>CMP102</td><td>CMP101</td><td>CMP100</td></th<>		bit Symbol	CMP107	CMP106	CMP105	CMP104	CMP103	CMP102	CMP101	CMP100
Function         Compare register 1 data (bit 7~0)           CMPA1LH (FFFF51DH)         7         6         5         4         3         2         1         0           bit Symbol         CMP117         CMP116         CMP115         CMP114         CMP113         CMP112         CMP111         CMP110           Read/Write         R/W         R/W<	(FFFFF51CH)	Read/Write			<u>/</u>	R	Ŵ.			
CMPA1LH (FFFF51DH)       7       6       5       4       3       2       1       0         bit Symbol       CMP117       CMP116       CMP115       CMP113       CMP112       CMP111       CMP110         Read/Write       R/W       R/W       R/W       R/W       R/W       R/W       R/W         After reset       0       0       0       0       0       0       0       0         Function       Compare register 1 data (bit 15~8)       T       6       5       4       3       2       1       0         CMPA1HL (FFFF51EH)       Read/Write       R/W		After reset	0	7/0	0	0	0	0	0	0
CMPA1LH (FFFFF51DH)         bit Symbol         CMP117         CMP116         CMP115         CMP114         CMP113         CMP112         CMP111         CMP110           Read/Write         R/W         After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         <	L	Function	$\bigcirc$		Con	pare registe	er 1 data (bit 7	<b>′~</b> 0)		
CMPA1LH (FFFFF51DH)         bit Symbol         CMP117         CMP116         CMP115         CMP114         CMP113         CMP112         CMP111         CMP110           Read/Write         R/W         After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         <	r									
Read/Write         R/W           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0						4	· · · · · · · · · · · · · · · · · · ·			
After reset       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0 <th< td=""><td></td><td></td><td>CMP117</td><td>CMP116</td><td>: CMP115</td><td></td><td></td><td>CMP112</td><td>CMP111</td><td>CMP110</td></th<>			CMP117	CMP116	: CMP115			CMP112	CMP111	CMP110
Function         Compare register 1 data (bit 15~8)           T         6         5         4         3         2         1         0           CMPA1HL (FFFF51EH)         bit Symbol         CMP127         CMP126         CMP125         CMP124         CMP123         CMP122         CMP121         CMP120           Read/Write         R/W         R/W         Compare register 1 data (bit 23~16)         O         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0			~	-						
CMPA1HL (FFFFF51EH)         7         6         5         4         3         2         1         0           bit Symbol         CMP127         CMP126         CMP125         CMP123         CMP122         CMP121         CMP120           ReadWrite         R/W         R/W <t< td=""><td>ŀ</td><td></td><td>0</td><td>0</td><td></td><td></td><td></td><td></td><td>0</td><td>: 0</td></t<>	ŀ		0	0					0	: 0
CMPA1HL (FFFF51EH)         bit Symbol         CMP127         CMP126         CMP125         CMP124         CMP123         CMP122         CMP121         CMP120           Read/Write         R/W         R/W <t< td=""><td>L</td><td>Function</td><td>9—</td><td></td><td>Com</td><td>pare registe</td><td>r 1 data (bit 1</td><td>5~8)</td><td></td><td></td></t<>	L	Function	9—		Com	pare registe	r 1 data (bit 1	5~8)		
CMPA1HL (FFFF51EH)         bit Symbol         CMP127         CMP126         CMP125         CMP124         CMP123         CMP122         CMP121         CMP120           Read/Write         R/W         R/W <t< td=""><td>~ [</td><td></td><td>7</td><td>6</td><td>5</td><td>1</td><td>3</td><td>2</td><td>1</td><td>0</td></t<>	~ [		7	6	5	1	3	2	1	0
ReadWrite         R/W           After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0			-		57					-
After reset         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 <th< td=""><td rowspan="2">-</td><td></td><td>CIMP 127</td><td></td><td></td><td></td><td></td><td>CIVIP 122</td><td></td><td></td></th<>	-		CIMP 127					CIVIP 122		
Function         Compare register 1 data (bit 23~16)           7         6         5         4         3         2         1         0					0			0	0	0
7 6 5 4 3 2 1 0					-	-		-	. 0	
	L			$\rightarrow$	00.11			· - /		
	ſ		7	6	5	4	3	2	1	0
CMPA1HH bit Symbol CMP137 : CMP136 : CMP135 : CMP134 : CMP133 : CMP132 : CMP131 : CMP130	CMPA1HH	bit Symbol	CMP137	CMP136	CMP135	CMP134	CMP133	CMP132	CMP131	
(FFFF51FH) Read/Write R/W	L		-		•					
After reset 0 0 0 0 0 0 0 0	ľ		0	0	0			0	0	0
Function Compare register 1 data (bit 31~24)		Function			Com	pare register	1 data (bit 31	~24)		

Fig. 12.3.8 TMRC-related register

# 13 Serial Channel (SIO)

# 13.1 Features

This device has eleven serial I/O channels: SIO0 to SIOA. Each channel operates in either the UART mode (asynchronous communication) or the I/O interface mode (synchronous communication) which is selected by the user.

I/O interface mode — Mode 0: This is the mode to transmit and receive I/O and associated synchronization signals (SCLK) to extend I/O.

	_ Mode 1:	TX/RX Data Length: 7 bits
Asynchronous (UART) mode:	— Mode 2:	TX/RX Data Length: 7 bits TX/RX Data Length: 8 bits
	L Mode 3:	TX/RX Data Length: 9 bits

In the above modes 1 and 2, parity bits can be added. The mode 3 has a wakeup function in which the master controller can start up slave controllers via the serial link (multi-controller system). Fig. 13.2.1 shows the block diagram of SIO0.

Each channel consists of a prescaler, a serial clock generation circuit, a receive buffer, its control circuit, a transmit buffer and its control circuit. Each channel functions independently.

As the SIOs 0 to SIOA operate in the same way, only SIO0 is described here.





Fig. 13.1 Data format

# 13.2 Block Diagram (Channel 0)



# **13.3** Operation of Each Circuit (Channel 0)

#### 13.3.1 Prescaler

The device includes a 7-bit prescaler to generate necessary clocks to drive SIO0. The input clock  $\phi$ T0 to the prescaler is selected by SYSCR of CG <PRCK1:0> to provide the frequency of fperiph/2, fperiph/8, or fperiph/16.

The clock frequency fperiph is either the clock "fgear," to be selected by SYSCR1<FPSEL> of CG, or the clock "fc" before it is divided by the clock gear.

The prescaler becomes active only when the baud rate generator is selected for generating the serial transfer clock. Table 13.3.1 lists the prescaler output clock resolution.

Clear	Clock gear	Prescaler clock	F	Prescaler outpu	t clock resolutio	n
peripheral clock <fpsel></fpsel>	value <gear2:0></gear2:0>	selection <prck1 0="" :=""></prck1>	φΤ1	¢T4	φT16	фТ64
		00(fperiph/16)	fc/2 ⁵ (0.6µs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)	fc/2 ¹¹ (37.9µs)
	000(fc)	01(fperiph/8)	fc/2 ⁴ (0.3µs)	fc/2 ⁶ (1.2μs)	fc/2 ⁸ (4.7µs)	fc/2 ¹⁰ (19.0μs)
	000(10)	10(fperiph/4)	fc/2 ³ (0.15µs)	fc/2 ⁵ (0.6μs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)
		11(fperiph/2)	fc/2 ² (0.07µs)	fc/2 ⁴ (0.3μs)	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)
		00(fperiph/16)	fc/2 ⁶ (1.2µs)	Fc/2 ⁸ (4.7μs)	fc/2 ¹⁰ (19.0µs)	fc/2 ¹² (75.9µs)
	100(fc/2)	01(fperiph/8)	fc/2 ⁵ (0.6µs)	Fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)	fc/2 ¹¹ (37.9µs)
	100(10/2)	10(fperiph/4)	fc/2 ⁴ (0.3µs)	Fc/2 ⁶ (1.2μs)	fc/2 ⁸ (4.7µs)	fc/2 ¹⁰ (19.0µs)
0 (fgear)		11(fperiph/2)	fc/2 ³ (0.15µs)	fc/2 ⁵ (0.6μs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)
0 (igeal)		00(fperiph/16)	fc/2 ⁷ (2.4µs)	/fc/2 ⁹ (9.5µs)	fc/2 ¹¹ (37.9µs)	fc/2 ¹³ (152µs)
	110(fc/4)	01(fperiph/8)	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)	fc/2 ¹⁰ (19.0µs)	fc/2 ¹² (75.9µs)
	110(10/4)	10(fperiph/4)	fc/2 ⁵ (0.6μs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)	fc/2 ¹¹ (37.9µs)
		11(fperiph/2)	fc/2 ⁴ (0.3μs)	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7 μs)	fc/2 ¹⁰ (19.0µs)
	111(fc/8)	00(fperiph/16)	fc/2 ⁸ (4.7µs)	fc/2 ¹⁰ (19.0μs)	fc/2 ¹² (75.9µs)	fc/2 ¹⁴ (303µs)
		01(fperiph/8)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)	fc/2 ¹¹ (37.9µs)	fc/2 ¹³ (152µs)
		10(fperiph/4)	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)	fc/2 ¹⁰ (19.0µs)	fc/2 ¹² (75.9µs)
		11(fperiph/2)	fc/2 ⁵ (0.6µs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)	fc/2 ¹¹ (37.9µs)
	//	00(fperiph/16)	fc/2 ⁵ (0.6µs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)	fc/2 ¹¹ (37.9µs)
	000(fc)	01(fperiph/8)	fc/2 ⁴ (0.3µs)	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)	fc/2 ¹⁰ (19.0µs)
	000(fc)	10(fperiph/4)	fc/2 ³ (0.15µs)	fc/2 ⁵ (0.6μs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)
		11(fperiph/2)	fc/2 ² (0.07µs)	fc/2 ⁴ (0.3µs)	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)
	$\sim$	00(fperiph/16)	fc/2⁵(0.6µs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)	fc/2 ¹¹ (37.9µs)
	100(fc/2)	01(fperiph/8)	fc/2 ⁴ (0.3µs)	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)	fc/2 ¹⁰ (19.0µs)
	100(10/2)	10(fperiph/4)	fc/2 ³ (0.15µs)	fc/2 ⁵ (0.6μs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)
4 ((-)	$(\bigcirc)$	11(fperiph/2)	-	fc/2 ⁴ (0.3µs)	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)
1 (fc)		00(fperiph/16)	fc/2 ⁵ (0.6µs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)	fc/2 ¹¹ (37.9µs)
	110(fc/4)	01(fperiph/8)	fc/2 ⁴ (0.3µs)	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)	fc/2 ¹⁰ (19.0µs)
	110(fC/4)	10(fperiph/4)	-	fc/2 ⁵ (0.6μs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)
		11(fperiph/2)	-	fc/2 ⁴ (0.3µs)	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)
	$\langle \rangle$	00(fperiph/16)	fc/2 ⁵ (0.6µs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)	fc/2 ¹¹ (37.9µs)
	$111(f_{0}/0)$	01(fperiph/8)	-	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)	fc/2 ¹⁰ (19.0µs)
	111(fc/8)	10(fperiph/4)	-	fc/2 ⁵ (0.6µs)	fc/2 ⁷ (2.4µs)	fc/2 ⁹ (9.5µs)
		11(fperiph/2)	-	-	fc/2 ⁶ (1.2µs)	fc/2 ⁸ (4.7µs)

Table 13.3.1 Input Clock Resolution to the Baud Rate Generator @fc = 54MHz

(Note 1) The prescaler output clock  $\phi$ Tn must be selected so that the relationship " $\phi$ Tn < fsys/2" is satisfied (so that  $\phi$ Tn is slower than fsys/2).

(Note 2) Do not change the clock gear while SIO is operating.

(Note 3) The horizontal lines in the above table indicate that the setting is prohibited.

The serial interface baud rate generator uses four different clocks, i.e.,  $\phi$ T1,  $\phi$ T4,  $\phi$ T16 and  $\phi$ T64, supplied from the prescaler output clock.

### 13.3.2 Baud Rate Generator

The baud rate generator generates transmit and receive clocks to determine the serial channel transfer rate.

The baud rate generator uses either the  $\phi$ T1,  $\phi$ T4,  $\phi$ T16 or  $\phi$ T64 clock supplied from the 7-bit prescaler. This input clock selection is made by setting the baud rate generator control register, BR0CR <BR0CK1:0>.

The baud rate generator contains built-in dividers for divide by 1, N + m/16 (N=2~15, m=0~15), and 16. The division is performed according to the settings of the baud rate generator control registers BR0CR<BR0ADDE><BR0S3:0> and BR0ADD<BR0K3:0> to determine the resulting transfer rate.

- UART mode
- 1) If BR0CR<BR0ADDE>=0

The setting of BR0ADD < BR0K3:0> is ignored and the counter is divided by N where N is the value set to BR0CR<BR0S3:0>. (N = 1 to 16).

2) If BR0CR<BR0ADDE>=1

(K=1, 2, 3 ... 15) The N + (16 - K)/16 division function is enabled and the division is made by using the values N (set in BR0CR<BR0S3:0>) and K (set in BR0ADD<BR0K3:0>). (N = 2 to 15, K = 1 to 15)

(Note) For the N values of 1 and 16, the above N+(16-K)/16 division function is inhibited. So, be sure to set BR0CR<BR0ADDE> to "0."

I/O interface mode

The N + (16 - K)/16 division function cannot be used in the I/O interface mode. Be sure to divide by N, by setting BR0CR<BR0ADDE> to "0".

<u>Baud rate calculation to use the baud rate generator:</u>

1) UART mode

Baud rate = Baud rated generator input clock ÷ 16

Frequency divided by the divide ratio

The highest baud rate out of the baud rate generator is 843.75 kbps when  $\phi$ T1 is 13.5 MHz

The fsys/2 frequency, which is independent of the baud rate generator, can be used as the serial clock. In this case, the highest baud rate will be 1.68 Mbps when fsys is 54 MHz.

2) I/O interface mode Baud rate =  $\frac{\text{Baud rated generator input clock}}{\text{Frequency divided by the divide ratio}} \div 2$ The highest baud rate will be generated when  $\phi$ T1 is 13.5 MHz. The divide ratio can be set to 1 if double buffer is used and the resulting output baud rate will be 6.75 Mbps. (If double buffering is not used, the highest baud rate will be 3.375 Mbps applying the divide ratio of "2"). Example baud rate setting 1) Division by an integer (divide by N): Selecting fc = 54MHz for fperiph, setting  $\phi$ T0 to fperiph/16, using the baud rate generator input clock  $\phi$ T1, setting the divide ratio N (BR0CR<BR0S3:0>) = 4, and setting BR0CR<BR0ADDE> = "0," the resulting baud rate in the UART mode is calculated as follows: **Clock condition** :High-speed (fc) System clock High-speed clock gear:1x (fc) Prescaler clock :fperiph/16 (fperiph = fsys) Baud rate =  $\frac{\text{fc}/32}{4}$  = 16  $= 54 \times 10^6 \div 32 \div 4 \div 16 = 26367$  (bps) (Note) The divide by (N + (16-K)/16) function is inhibited and thus BR0ADD <BR0K3:0> is ignored. 2) For divide by N + (16-K)/16 (only for UART mode): Selecting fc = 54MHz for fperiph, setting  $\phi$ T0 to fperiph/16, using the baud rate generator input clock oT1, setting the divide ratio N (BR0CR<BR0S3:0>)=4, setting K (BR0ADD<BR0K3:0>)=14, and selecting BR0CR<BR0ADDE>=1, the resulting baud rate is calculated as follows: Clock condition System clock :High-speed (fc) High-speed clock gear:1x (fc) Prescaler clock :fperiph/16 (fperiph = fsys) Baud rate =  $\frac{\text{fc}/32}{4+ (16 \cdot 14)} \div 16$ =  $54 \times 10^6 \div 32 \div (4 + ) \div 16\frac{2}{16}$  25568 (bps)

Also, an external clock input may be used as the serial clock. The resulting baud rate calculation is shown below:

- Baud rate calculation for an external clock input:
  - 1) UART mode

Baud rate = external clock input ÷ 16

In this, the period of the external clock input must be equal to or greater than 4/fsys. If fsys = 54 MHz, the highest baud rate will be  $54 \div 4 \div 16 = 844$  (kbps).

2) I/O interface mode

Baud rate = external clock input

When double buffering is used, it is necessary to satisfy the following relationship: (External clock input period) > 12/fsys

Therefore, when fsys = 54 MHz, the highest baud rate must be set to a rate lower than

54÷12 = 4.5 (Mbps)

When double buffering is not used, it is necessary to satisfy the following relationship:

(External clock input period) > 16/fsys

Therefore, when fsys = 54 MHz, the highest baud rate must be set to a rate lower than  $54\div16 = 3.375$  (Mbps).

The baud rate examples for the UART mode are shown in Table 13.3.2.1 and Table 13.3.2.2.

	(Using the baud rate generator with $BR0CR < BR0ADDE > = 0$ ) Unit: (kbps)							
fc [MHz]	Input clock Divide ratio N (Set to BR0CR <br0s3:0>)</br0s3:0>	φT1 (fc/4)	φT4 (fc/16)	φT16 (fc/64)	φT64 (fc/256)			
19.6608	1	307.200	76.800	19.200	4.800			
$\uparrow$	2	153.600	38.400	9.600	2.400			
$\uparrow$	4	76.800	19.200	4,800	1.200			
$\uparrow$	8	38.400	9.600	2.400	0.600			
$\uparrow$	0	19.200	4.800	1.200	0.300			
24.576	5	76.800	19.200	) 4.800	1.200			
$\uparrow$	А	38.400	9.600	2.400	0.600			
29.4912	1	460.800	115.200	28.800	7.200			
$\uparrow$	2	230.400	57.600	14.400	3.600			
$\leftarrow$	3	153.600	38.400	9.600	2.400			
$\uparrow$	4	115.200	28.800	7.200	1.800			
$\uparrow$	6	76.800	19.200	4.800	1.200			
$\uparrow$	С	38.400	9.600	2.400	0.600			

# Table 13.3.2.1 Selection of UART Baud Rate

(Note) This table shows the case where the system clock is set to fc, the clock gear is set to fc/1, and the prescaler clock is set to f_{periph}/2.

# Table 13.3.2.2 Selection of UART Baud Rate

(The TMRB7 timer output (internal TB7OUT) is used with the timer input clock set to  $\phi$ T0.)

			~ //			Unit: (kbps)
fc	29.4912	24.576	24	19.6608	16	12.288
TB7RG0H/L	MHz	((MHz)	MHz	MHz	MHz	MHz
0001H	230.4	192	187.5	153.6	125	96
0002H	115.2	96	93.75	76.8	62.5	48
0003H	76.8	64	62.5	51.2	41.67	32
0004H	57.6	48	46.88	38.4	31.25	24
0005H	46.08	38.4	37.5	30.72	25	19.2
0006H	38.4	32	31.25	25.6	20.83	16
0008H	28.8	24	23.44	19.2	15.63	12
000AH	23.04	19.2	18.75	15.36	12.5	9.6
0010H	14.4	12	11.72	9.6	7.81	6
0014H	11.52	9.6	9.38	7.68	6.25	4.8

Baud rate calculation to use the TMRB7 timer:

Transfer rate = <u>Clock frequency selected by SYSCR0<PRCK1:0></u>

TB7REG×<u>2</u>×16

(When input clock to the timer TMRB7 is  $\phi$ T0)

(Note 1) In the I/O interface mode, the TMRB7 timer output signal cannot be used internally as the transfer clock.

(Note 2) This table shows the case where the system clock is set to fc, the clock gear is set to fc/1, and the prescaler clock is set to  $f_{periph}/4$ .

## 13.3.3 Serial Clock Generation Circuit

This circuit generates basic transmit and receive clocks.

<u>I/O interface mode</u>

In the SCLK output mode with the SC0CR <IOC> serial control register set to "0," the output of the previously mentioned baud rate generator is divided by 2 to generate the basic clock.

In the SCLK input mode with SC0CR <IOC> set to "1," rising and falling edges are detected according to the SC0CR <SCLKS> setting to generate the basic clock.

Asynchronous (UART) mode

According to the settings of the serial control mode register SC0MOD0<SC1:0>, either the clock from the baud rate register, the system clock ( $f_{SYS}/2$ ), the internal output signal of the TMRB4 timer, or the external clock (SCLKO pin) is selected to generate the basic clock, SIOCLK.

#### 13.3.4 Receive Counter

The receive counter is a 4-bit binary counter used in the asynchronous (UART) mode and is up-counted by SIOCLK. Sixteen SIOCLK clock pulses are used in receiving a single data bit while the data symbol is sampled at the seventh, eighth, and ninth pulses. From these three samples, majority logic is applied to decide the received data.

### 13.3.5 Receive Control Unit

<u>I/O interface mode</u>

In the SCLK output mode with SC0CR <IOC> set to "0," the RXD0 pin is sampled on the rising edge of the shift clock output to the SCLK0 pin.

In the SCLK input mode with SCOCR <IOC> set to "1," the serial receive data RXD0 pin is sampled on the rising or falling edge of SCLK input depending on the SCOCR <SCLKS> setting.

<u>Asynchronous (UART) mode</u>

The receive control unit has a start bit detection circuit, which is used to initiate receive operation when a normal start bit is detected.

# 13.3.6 Receive Buffer

The receive buffer is of a dual structure to prevent overrun errors. The first receive buffer (a shift register) stores the received data bit-by-bit. When a complete set of bits have been stored, they are moved to the second receive buffer (SC0BUF). At the same time, the receive buffer full flag (SC0MOD2<RBFLL>) is set to "1" to indicate that valid data is stored in the second receive buffer. However, if the receive FIFO is set enabled, the receive data is moved to the receive FIFO and this flag is immediately cleared.

If the receive FIFO has been disabled (SCOFCNF <CNFG> = 0 and SC0MOD1<FDPX1:0>=01), the INTRX0 interrupt is generated at the same time. If the receive FIFO has been enabled (SCNFCNF<CNFG>=1 and SC0MOD1<FDPX1:0>=01/11), an interrupt will be generated according to the SCORFC < RIL2:0 > setting.

The CPU will read the data from either the second receive buffer (SC0BUF) or from the

receive FIFO (the address is the same as that of the receive buffer). If the receive FIFO has not been enabled, the receive buffer full flag SC0MOD2<RBFLL> is cleared to "0" by the read operation. The next data received can be stored in the first receive buffer even if the CPU has not read the previous data from the second receive buffer (SC0BUF) or the receive FIFO.

If SCLK is set to generate clock output in the I/O interface mode, the double buffer control bit SC0MOD2 <WBUF> can be programmed to enable or disable the operation of the second receive buffer (SCOBUF).

By disabling the second receive buffer (i.e., the double buffer function) and also disabling the receive FIFO (SCOFCNF < CNFG > =0 and <FDPX1:0>=01), handshaking with the other side of communication can be enabled and the SCLK output stops each time one frame of data is transferred. In this setting, the CPU reads data from the first receive buffer. By the read operation of CPU, the SCLK output resumes.

If the second receive buffer (i.e., double buffering) is enabled but the receive FIFO is not enabled, the SCLK output is stopped when the first receive data is moved from the first receive buffer to the second receive buffer and the next data is stored in the first buffer filling both buffers with valid data. When the second receive buffer is read, the data of the first receive buffer is moved to the second receive buffer and the SCLK output is resumed upon generation of the received interrupt INTRX. Therefore, no buffer overrun error will be caused in the I/O interface SCLK output mode regardless of the setting of the double buffer control bit SC0MOD2 <WBUF>.

If the second receive buffer (double buffering) is enabled and the receive FIFO is also enabled (SCNFCNF<CNFG>=1 and <FDPX1:0>=01/11), the SCLK output will be stopped when the receive FIFO is full (according to the setting of SCOFNCF<RFST>) and both the first and second receive buffers contain valid data. Also in this case, if SCOFCNF<RXTXCNT> has been set to "1," the receive control bit RXE will be automatically cleared upon suspension of the SCLK output. If it is set to "0," automatic clearing will not be performed.

(Note) In this mode, the SC0CR <OEER> flag is insignificant and the operation is undefined. Therefore, before switching from the SCLK output mode to another mode, the SC0CR register must be read to initialize this flag.

In other operating modes, the operation of the second receive buffer is always valid, thus improving the performance of continuous data transfer. If the receive FIFO is not enabled, an overrun error occurs when the data in the second receive buffer (SC0BUF) has not been read before the first receive buffer is full with the next receive data. If an overrun error occurs, data in the first receive buffer will be lost while data in the second receive buffer and the contents of SC0CR <RB8> remain intact. If the receive FIFO is enabled, the FIFO must be read before the FIFO is full and the second receive buffer is written by the next data through the first buffer. Otherwise, an overrun error will be generated and the receive FIFO overrun error flag will be set. Even in this case, the data already in the receive FIFO remains intact.

The parity bit to be added in the 8-bit UART mode as well as the most significant bit in the 9-bit UART mode will be stored in SC0CR <RB8>.

In the 9-bit UART mode, the slave controller can be operated in the wake-up mode by setting the wake-up function SC0MOD0 <WU> to "1." In this case, the interrupt INTRX0 will be generated only when SC0CR <RB8> is set to "1."

### 13.3.7 Receive FIFO Buffer

In addition to the double buffer function already described, data may be stored using the receive FIFO buffer. By setting <CNFG> of the SC0FCNF register and <FDPX1:0> of the SC0MOD1 register, the 4-byte receive buffer can be enabled. Also, in the UART mode or I/O interface mode, data may be stored up to a predefined fill level. When the receive FIFO buffer is to be used, be sure to enable the double buffer function,

If data with parity bit is to be received in the UART mode, parity check must be performed each time a data frame is received.

#### 13.3.8 Receive FIFO Operation

① I/O interface mode with SCLK output:

The following example describes the case a 4-byte data stream is received in the half duplex mode:

SCORFC<7:6>=01: Clears receive FIFO and sets the condition of interrupt generation.

SC0RFC<1:0>=00: Sets the interrupt to be generated at fill level 4.

SC0FCNF<1:0>=10111: Automatically inhibits continued reception after reaching the fill level.

The number of bytes to be used in the receive FIFO is the same as the interrupt generation fill level.

In this condition, 4-byte data reception may be initiated by setting the half duplex transmission mode and writing "1" to the RXE bit. After receiving 4 bytes, the RXE bit is automatically cleared and the receive operation is stopped (SCLK is stopped).

Receive buffer 1		$\langle \rangle$		
1 byte	2 byte	💙 3 byte	4 byte	
Receive buffer 2	$\sim$ ( $\sim$ ),		,	<b>,</b>
	1 byte	2 byte	3 byte	4 byte
Receive FIFO		↓	↓ I	•
	1 byte	2 byte	3 byte	4 byte
	$\sim$	1 byte	2 byte	3 byte
			1 byte	2 byte
	,			1 byte
RBFLL				
Receive interrupt				_
RXE				_



② I/O interface mode with SCLK input:

The following example describes the case a 10-byte data stream is received:

SC0RFC <7:6> = 10: Clears receive FIFO and sets the condition of interrupt generation

SCORFC <1:0> = 00: Sets the interrupt to be generated at fill level 4.

SC0FCNF <1:0> = 10101: Automatically allows continued reception after reaching the fill level.


The number of bytes to be used in the receive FIFO is the maximum allowable number.

In this condition, 4-byte data reception may be initiated by setting the half duplex transmission mode and writing "1" to the RXE bit. After receiving 4 bytes, receive FIFO interrupt is generated. This setting enables the next data reception as well. The next 4 bytes can be received before all the data is read from FIFO.

			(F	
Receive buffer 1 1 byte	2 byte	3 byte	4 byte	
	•	77		$\diamond$
Receive buffer 2	1 byte	2 byte	3 byte	4 byte
			9	<u>}</u>
Receive FIFO	1 byte	2 byte	3 byte	4 byte
		1 byte	2 byte	3 byte
		(7)	1 byte	2 byte
~			$\mathcal{I}$	1 byte
	$\sim$ (			
				-
RBFLL				
(	$\langle$			
Receive interrupt				
RXE		$\rightarrow$		
Fig. 13.3.8.2 F	Receive FIFO	Operation		
	$\searrow$			

# 13.3.9 Transmit Counter

The transmit counter is a 4-bit binary counter used in the asynchronous communication (UART) mode. It is counted by SIOCLK as in the case of the received counter and generates a transmit clock (TXDCLK) on every 16th clock pulse.





#### 13.3.10 Transmit Control Unit

I/O interface mode

In the SCLK output mode with SCOCR <IOC> set to "0," each bit of data in the transmit buffer is output to the TXD0 pin on the rising edge of the shift clock output from the SCLK0 pin.

In the SCLK input mode with SCOCR <IOC> set to "1," each bit of data in the transmit buffer is output to the TXD0 pin on the rising or falling edge of the input SCLK signal according to the SCOCR <SCLKS> setting.

<u>Asynchronous (UART) mode:</u>

When the CPU writes data to the transmit buffer, data transmission is initiated on the rising edge of the next TXDCLK and the transmit shift clock (TXDSFT) is also generated.

# Handshake function

The  $\overline{\text{CTS}}$  pin enables frame by frame data transmission so that overrun errors can be prevented. This function can be enabled or disabled by SC0MOD0 <CTSE>.

When the  $\overline{\text{CTS}}$  pin is set to the "H" level, the current data transmission can be completed but the next data transmission is suspended until the  $\overline{\text{CTS}}$  pin returns to the "L" level. However in this case, the INTTX0 interrupt is generated, the next transmit data is requested to the CPU, data is written to the transmit buffer, and it waits until it is ready to transmit data.

Although no  $\overline{\text{RTS}}$  pin is provided, a handshake control function can be easily implemented by assigning a port for the  $\overline{\text{RTS}}$  function. By setting the port to "H" level upon completion of data reception (in the receive interrupt routine), the transmit side can be requested to suspend data transmission.




Fig. 13.3.10.2 CTS (Clear to Transmit) Signal Timing

# 13.3.11 Transmit Buffer

The transmit buffer (SC0BUF) is in a dual structure. The double buffering function may be enabled or disabled by setting the double buffer control bit <WBUF> in serial mode control register 2 (SC0MOD2). If double buffering is enabled, data written to Transmit Buffer 2 (SC0BUF) is moved to Transmit Buffer 1 (shift register).

If the transmit FIFO has been disabled (SCOFCNF <CNFG> = 0 or 1 and <FDPX1:0> = 01), the INTTX interrupt is generated at the same time and the transmit buffer empty flag <TBEMP> of SC0MOD2 is set to "1." This flag indicates that transmit buffer 2 is now empty and that the next transmit data can be written. When the next data is written to transmit buffer 2, the <TBEMP> flag is cleared to "0."

If the transmit FIFO has been enabled (SCNFCNF <CNFG> = 1 and <FDPX1:0> = 10/11), any data in the transmit FIFO is moved to the transmit buffer 2 and <TBEMP> flag is immediately cleared to "0." The CPU writes data to transmit buffer 2 or to the transmit FIFO.

If the transmit FIFO is disabled in the I/O interface SCLK input mode and if no data is set in transmit buffer 2 before the next frame clock input, which occurs upon completion of data transmission from transmit buffer 1, an under-run error occurs and a serial control register (SCOCR) <PERR> parity/under-run flag is set.

If the transmit FIFO is enabled in the I/O interface SCLK input mode, when data transmission from transmit buffer 1 is completed, the transmit buffer 2 data is moved to transmit buffer 1 and any data in transmit FIFO is moved to transmit buffer 2 at the same time.

If the transmit FIFO is disabled in the I/O interface SCLK output mode, when data in transmit buffer 2 is moved to transmit buffer 1 and the data transmission is completed, the SCLK output stops. So, no under-run errors can be generated.

If the transmit FIFO is enabled in the I/O interface SCLK output mode, the SCLK output stops upon completion of data transmission from transmit buffer 1 if there is no valid data in the transmit FIFO.

Note) In the I/O interface SCLK output mode, the SC0CR <PEER> flag is insignificant. In this case, the operation is undefined. Therefore, to switch from the SCLK output mode to another mode, SC0CR must be read in advance to initialize the flag.

If double buffering is disabled, the CPU writes data only to transmit buffer 1 and the transmit interrupt INTTX is generated upon completion of data transmission.

If handshaking with the other side is necessary, set the double buffer control bit <WBUF> to "0" (disable) to disable transmit buffer 2; any setting for the transmit FIFO should not be performed.

# 13.3.12 Transmit FIFO Buffer

In addition to the double buffer function already described, data may be stored using the transmit FIFO buffer. By setting <CNFG> of the SC0FCNF register and <FDPX1:0> of the SC0MOD1 register, the 4-byte transmit buffer can be enabled. In the UART mode or I/O interface mode, up to 4 bytes of data may be stored.

If data is to be transmitted with a parity bit in the UART mode, parity check must be performed on the receive side each time a data frame is received.

#### 13.3.13 Transmit FIFO Operation

① I/O interface mode with SCLK output (normal mode):


The following example describes the case a 4-byte data stream is transmitted:

SC0TFC <7:6> = 01: Clears transmit FIFO and sets the condition of interrupt generation

SC0TFC <1:0> = 00: Sets the interrupt to be generated at fill level 0.

SC0FCNF <1:0> = 01011: Inhibits continued transmission after reaching the fill level.

In this condition, data transmission can be initiated by setting the transfer mode to half duplex, writing 4 bytes of data to the transmit FIFO, and setting the <TXE> bit to "1." When the last transmit data is moved to the transmit buffer, the transmit FIFO interrupt is generated. When transmission of the last data is completed, the clock is stopped and the transmission sequence is terminated.



② I/O interface mode with SCLK input (normal mode):

The following example describes the case a 4-byte data stream is transmitted:

SC0TFC <1:0> = 01: Clears the transmit FIFO and sets the condition of interrupt generation.

SC0TFC <7:2> = 000000: Sets the interrupt to be generated at fill level 0.

SC0FCNF <4:0> = 01001: Allows continued transmission after reaching the fill level.

In this condition, data transmission can be initiated along with the input clock by setting the transfer mode to half duplex, writing 4 bytes of data to the transmit FIFO, and setting the <TXE> bit to "1." When the last transmit data is moved to the transmit buffer, the transmit FIFO interrupt is generated.




Fig. 13.3.13.2 Transmit FIFO Operation

# 13.3.14 Parity Control Circuit

If the parity addition bit <PE> of the serial control register SC0CR is set to "1," data is sent with the parity bit. Note that the parity bit may be used only in the 7- or 8-bit UART mode. The <EVEN> bit of SC0CR selects either even or odd parity.

Upon data transmission, the parity control circuit automatically generates the parity with the data written to the transmit buffer (SC0BUF). After data transmission is complete, the parity bit will be stored in SC0BUF bit 7 <TB7> in the 7-bit UART mode and in bit 7 <TB8> in the serial mode control register SC0MOD in the 8-bit UART mode. The <PE> and <EVEN> settings must be completed before data is written to the transmit buffer.

Upon data reception, the parity bit for the received data is automatically generated while the data is shifted to receive buffer 1 and moved to receive buffer 2 (SC0BUF). In the 7-bit UART mode, the parity generated is compared with the parity stored in SC0BUF <RB7>, while in the 8-bit UART mode, it is compared with the bit 7 <RB8> of the SC0CR register. If there is any difference, a parity error occurs and the <PERR> flag of the SC0CR register is set.

In the I/O interface mode, the SC0CR <PERR> flag functions as an under-run error flag, not as a parity flag.

## 13.3.15 Error Flag

Three error flags are provided to increase the reliability of received data.

1. Overrun error <OERR>: Bit 4 of the serial control register SC0CR

In both UART and I/O interface modes, this bit is set to "1" when an error is generated by completing the reception of the next frame receive data before the receive buffer has been read. If the receive FIFO is enabled, the received data is automatically moved to the receive FIFO and no overrun error will be generated until the receive FIFO is full (or until the usable bytes are fully occupied). This flag is set to "0" when it is read. In the I/O interface SCLK output mode, no overrun error is generated and therefore, this flag is inoperative and the operation is undefined.

Parity error/under-run error <PERR>: Bit 3 of the SC0CR register

In the UART mode, this bit is set to "1" when a parity error is generated. A parity error is generated when the parity generated from the received data is different from the parity received. This flag is cleared to "0" when it is read.

In the I/O interface mode, this bit indicates an under-run error. When the double buffer control bit <WBUF> of the serial mode control register SC0MOD2 is set to "1" in the SCLK input mode, if no data is set to the transmit double buffer before the next data transfer clock after completing the transmission from the transmit shift register, this error flag is set to "1" indicating an under-run error. If the transmit FIFO is enabled, any data content in the transmit FIFO will be moved to the buffer. When the transmit FIFO and the double buffer are both empty, an under-run error will be generated. Because no under-run errors can be generated in the SCLK output mode, this flag is inoperative and the operation is undefined. If transmit buffer 2 is disabled, the under-run flag <PERR> will not be set. This flag is cleared to "0" when it is read.

3. Framing error <FERR>: Bit 2 of the SC0CR register

In the UART mode, this bit is set to "1" when a framing error is generated. This flag is set to "0" when it is read. A framing error is generated if the corresponding stop bit is determined to be "0" by sampling the bit at around the center. Regardless of the <SBLEN> (stop bit length) setting of the serial mode control register 2, SC0MOD2, the stop bit status is determined by only 1 bit on the receive side.

Operation mode	Error flag	Function
UART	OERR	Overrun error flag
	PERR	Parity error flag
	FERR	Framing error flag
I/O interface	OERR	Overrun error flag
(SCLK input)	PERR	Underrun error flag (WBUF = 1)
		Fixed to 0 ( WBUF = 0 )
	FERR	Fixed to 0
I/O interface	OERR	Operation undefined
(SCLK output)	PERR	Operation undefined
	FERR	Fixed to 0

#### 13.3.16 Direction of Data Transfer

In the I/O interface mode, the direction of data transfer can be switched between "MSB first" and "LSB first" by the data transfer direction setting bit <DRCHG> of the SC0MOD2 serial mode control register 2. Don't switch the direction when data is being transferred.

#### 13.3.17 Stop Bit Length

In the UART mode transmission, the stop bit length can be set to either 1 or 2 bits by bit 4 <SBLEN> of the SC0MOD2 register.

#### 13.3.18 Status Flag

If the double buffer function is enabled (SC0MOD2 <WBUF> = "1"), the bit 6 flag <RBFLL> of the SC0MOD2 register indicates the condition of receive buffer full. When one frame of data has been received and transferred from buffer 1 to buffer 2, this bit is set to "1" to show that buffer 2 is full (data is stored in buffer 2). When the receive buffer is read by CPU/DMAC, it is cleared to "0." If <WBUF> is set to "0," this bit is insignificant and must not be used as a status flag.

When double buffering is enabled (SC0MOD2 <WBUF> = "1"), the bit 7 flag <TBEMP> of the SC0MOD2 register indicates that transmit buffer 2 is empty. When data is moved from transmit buffer 2 to transmit buffer 1 (shift register), this bit is set to "1" indicating that transmit buffer 2 is now empty. When data is set to the transmit buffer by CPU/DMAC, the bit is cleared to "0." If <WBUF> is set to "0," this bit is insignificant and must not be used as a status flag.

### 13.3.19 Configurations of Transmit/Receive Buffers

	4		
		<wbuf> = 0</wbuf>	<wbuf> = 1</wbuf>
UART	Transmit buffer	Single	Double
UARI	Receive buffer	Double	Double
I/O interface	Transmit buffer	Single	Double
(SCLK input)	Receive buffer	Double	Double
I/O interface	Transmit buffer	Single	Double
(SCLK output)	Receive buffer	Single	Double

# 13.3.20 Signal Generation Timing

# ① UART mode

#### **Receive Side**

Mode	9-bit	8-bit + parity	8-bit, 7-bit + parity, 7-bit
Interrupt generation timing	Around the center of the 1st stop bit	Around the center of the 1st stop bit	Around the center of the 1st stop bit
Framing error timing	Around the center of the stop bit	Around the center of the stop bit	Around the center of the stop bit
Parity error generation timing	-	Around the center of the last (parity) bit	Around the center of the last (parity) bit
Overrun error generation timing	Around the center of the stop bit	Around the center of the stop bit	Around the center of the stop bit
Transmit Side			

#### **Transmit Side**

Mode	9-bit	8-bit + parity	8-bit, 7-bit + parity, 7-bit
Interrupt generation	Just before the stop	Just before the stop bit is	Just before the stop bit is sent
timing ( <wbuf> = 0)</wbuf>	bit is sent	sent	G
Interrupt generation	Immediately after	Immediately after data is	Immediately after data is moved to
timing	data is moved to	moved to transmit buffer 1	transmit buffer 1 (just before start bit
( <wbuf> = 1)</wbuf>	transmit buffer 1	(just before start bit	transmission)
	(just before start bit	transmission)	
	transmission)	$\langle \rangle$	)

# ② I/O interface mode:

## **Receive Side**


Interrupt generation timing	SCLK output mode	Immediately after the rising edge of the last SCLK
( <wbuf> = 0)</wbuf>	SCLK input mode	Immediately after the rising or falling edge of the last SCLK (for rising or falling edge mode, respectively)
Interrupt generation	SCLK output	Immediately after the rising edge of the last SCLK (just after data
timing ( <wbuf> = 1)</wbuf>	mode	transfer to receive buffer 2) or just after receive buffer 2 is read
	SCLK input mode	Immediately after the rising edge or falling edge of the last SCLK depending on the rising or falling edge triggering mode, respectively
		(right after data is moved to receive buffer 2)
Overrun error	SCLKinput mode	Immediately after the rising or falling edge of the last SCLK (for rising
generation timing		or falling edge mode, respectively)

#### Transmit Side

Interrupt generation	SCLK output	Immediately after the rising edge of the last SCLK			
timing	modè				
( <wbuf> = 0)</wbuf>	SCLK input mode	Immediately after the rising or falling edge of the last SCLK (for rising			
		or falling edge mode, respectively)			
Interrupt generation	SCLK output	Immediately after the rising edge of the last SCLK or just after data is			
timing	mode	moved to transmit buffer 1			
( <wbuf> = 1)</wbuf>	SCLK input mode	Immediately after the rising or falling edge of the last SCLK (for the			
	7	rising or falling edge mode, respectively) or just after data is moved			
		to transmit buffer 1			
Underrun error	SCLK input mode	Immediately after the falling or rising edge of the next SCLK (for the			
generation timing		rising or falling edge triggering mode, respectively)			

Note 1)	Do not make any change in control register when data is being sent or received (in a state ready to transmit or receive).
Note 2)	Do not stop the receive operation (by setting SC0MOD0 <rxe> = "0") when data is being received.</rxe>
Note 3)	Do not stop the transmit operation (by setting SC0MOD1 <txe> = "0")</txe>

# **13.4** Register Description (Only for Channel 0)



SC0MOD1 (0xFFFF_F705

		7	6	5	4	3	2	1	0
1	bit Symbol	12S0	FDPX1	FDPX0	TXE	SINT2	SINT1	SINT0	
05)	Read/Write		R/W				~		
	After reset	0	0	0	0	0	6	0	0
	Function	IDLE 0: Stop 1: Operation	Transfer mode setting 00: Transfer prohibited 01: Half duplex (RX) 10: Half duplex (TX) 11: Full duplex		Transmit control 0: Disable 1: Enable	Interval time of continuous transmission 000: None 100: 8SCLK 001: 1SCLK 101:16SCLK 010: 2SCLK 110: 32SCLK 011: 4SCLK 111: 64SCLK			Write "0."

Fig. 13.4.2 Serial Mode Control Register 1 (for SIO0, SC0MOD1)

< SINT2:0 > : Specifies the interval time of continuous transmission when double buffering or FIFO is enabled in the I/O interface mode. This parameter is invalid for the UART mode or when an external clock is used.

< TXE >: This bit enables transmission and is valid for all the transfer modes. If disabled while transmission is in progress, transmission is inhibited only after the current frame of data is completed for transmission.

< FDPX1:0>: Configures the transfer mode in the I/O interface mode. Also configures the FIFO if it is enabled. In the UART mode, it is used only to specify the FIFO configuration.

< I2S0 > : Specifies the Idle mode operation.

SC0MOD2 (0xFFFF_F706)

	7	6	5	4	3	2	1	0
bit Symbol	TBEMP	RBFLL	TXRUN	SBLEN	DRCHG	WBUF	SWRST1	SWRST0
Read/Write				W	W			
After reset	1	0	0	0	0	0	0	0
Function	Transmit buffer empty flag 0: full 1: Empty	Receive buffer full flag 0: Empty 1: full	In transmissi on flag 0: Stop 1: Start	STOP bit 0: 1 bit 1: 2 bits	Setting transfer direction 0: LSB first 1: MSB first	W-buffer 0: Disable 1: Enable	Soft reset Overwrite " to reset	01" on "10"

<SWRST1:0>: Overwriting "01" in place of "10" generates a software reset. When this software reset is executed, the mode register parameters SC0MOD0 <RXE>, SC0MOD1<TXE>, SC0MOD2 <TBEMP>, <RBFLL>, and <TXRUN>, control register parameters SC0CR <OERR>, <PERR>, and <FERR>, and their internal circuits are initialized.

- <WBUF>: This parameter enables or disables the transmit/receive buffers to transmit (in both SCLK output/input modes) and receive (in SCLK output mode) data in the I/O interface mode and to transmit data in the UART. In all other modes, double buffering is enabled regardless of the <WBUF> setting.
- <DRCHG>: Specifies the direction of data transfer in the I/O interface mode. In the UART mode, it is fixed to LSB first.
- <TXRUN>: This is a status flag to show that data transmission is in progress.


When this bit is set to "1," it indicates that data transmission operation is in progress. If it is "0," the bit 7 <TBEMP> is set to "1" to indicate that the transmission has been fully completed and the same <TBEMP> is set to "0" to indicate that the transmit buffer contains some data waiting for the next transmission.

- <RBFLL>: This is a flag to show whether the received double buffers are full or not. When a receive operation is completed and received data is moved from the receive shift register to the receive double buffers, this bit changes to "1" while reading this bit changes it to "0." If double buffering is disabled, this flag is insignificant.
- <TBEMP>: This flag shows that the transmit double buffers are empty. When data in the transmit double buffers is moved to the transmit shift register and the double buffers are empty, this bit is set to "1." Writing data again to the double buffers sets this bit to "0." If double buffering is disabled, this flag is insignificant.
- <SBLEN>: This specifies the length of stop bit transmission in the UART mode. On the receive side, the decision is made using only a single bit regardless of the <SBLEN> setting.



While data transmission is in progress, any software reset operation must be executed twice in succession.

Fig. 13.4.3 Serial Mode Control Register









Fig. 13.4.5 Baud Rate Generator Control (for SIO0, BR0CR, BR0ADD)





# Fig. 13.4.9 Transmit FIFO Configuration Register



supplied to the SIO module except for the register part and thus power consumption can be reduced (other registers cannot be accessed for read/write operation). When SIO is to be used, be sure to enable SIO by setting "1" to this register before setting any other registers of the SIO module. If SIO is enabled once and then disabled, any register setting is maintained.

Fig. 13.4.12 SIO Enable Register

# 13.5 Operation in Each Mode

### 13.5.1 Mode 0 (I/O interface mode)


Mode 0 consists of two modes, i.e., the "SCLK output" mode to output synchronous clock and the "SCLK input" mode to accept synchronous clock from an external source. The following operational descriptions are for the case use of FIFO is disabled. For details of FIFO operation, refer to the previous sections describing receive/transmit FIFO functions.

① Sending data


#### SCLK output mode

In the SCLK output mode, if SC0MOD2<WBUF> is set to "0" and the transmit double buffers are disabled, 8 bits of data are output from the TXD0 pin and the synchronous clock is output from the SCLK0 pin each time the CPU writes data to the transmit buffer. When all data is output, the INTTX0 interrupt is generated.

If SCOMOD2 <WBUF> is set to "1" and the transmit double buffers are enabled, data is moved from transmit buffer 2 to transmit buffer 1 when the CPU writes data to transmit buffer 2 while data transmission is halted or when data transmission from transmit buffer 1 (shift register) is completed. When data is moved from transmit buffer 2 to transmit buffer 1, the transmit buffer empty flag SCOMOD2 <TBEMP> is set to "1," and the INTTX0 interrupt is generated. If transmit buffer 2 has no data to be moved to transmit buffer 1, the INTTX0 interrupt is not generated and the SCLK0 output stops.



<WBUF> = "1" (if double buffering is enabled) (if there is data in buffer 2)




<WBUF> = "1" (if double buffering is enabled) (if there is no data in buffer 2)

### Fig. 13.5.1.1 Send Operation in the I/O Interface Mode (SCLK0 Output Mode)


#### SCLK input mode

In the SCLK input mode, if SC0MOD2 <WBUF> is set to "0" and the transmit double buffers are disabled, 8-bit data that has been written in the transmit buffer is output from the TXD0 pin when the SCLK0 input becomes active. When all 8 bits are transmitted, the INTTX0 interrupt is generated. The next data to be transmitted must be written before the timing point "A" as shown in Fig. 13.5.1.2.

If SCOMOD2 <WBUF> is set to "1" and the transmit double buffers are enabled, data is moved from transmit buffer 2 to transmit buffer 1 when the CPU writes data to transmit buffer 2 before the SCLK0 becomes active or when data transmission from transmit buffer 1 (shift register) is completed. As data is moved from transmit buffer 2 to transmit buffer 1, the transmit buffer empty flag SCOMOD2 <TBEMP> is set to "1" and the INTTX0 interrupt is generated. If the SCLK0 input becomes active while no data is in transmit buffer 2, although the internal bit counter is started, an under-run error occurs and 8-bit dummy data (FFh) is transmitted.



<WBUF> = "0" (if double buffering is disabled)




② Receiving data

### SCLK output mode


In the SCLK output mode, if SC0MOD2 <WBUF> = "0" and receive double buffering is disabled, a synchronous clock pulse is output from the SCLK0 pin and the next data is shifted into receive buffer 1 each time the CPU reads received data. When all the 8 bits are received, the INTRX0 interrupt is generated.

The first SCLK output can be started by setting the receive enable bit SC0MOD0 <RXE> to "1." If the receive double buffering is enabled with SC0MOD2 <WBUF> set to "1," the first frame received is moved to receive buffer 2 and receive buffer 1 can receive the next frame successively. As data is moved from receive buffer 1 to receive buffer 2, the receive buffer full flag SC0MOD2 <RBFULL> is set to "1" and the INTRX0 interrupt is generated.


While data is in receive buffer 2, if CPU/DMAC cannot read data from receive buffer 2 in time before completing reception of the next 8 bits, the INTRX0 interrupt is not generated and the SCLK0 clock stops. In this state, reading data from receive buffer 2 allows data in receive buffer 1 to move to receive buffer 2 and thus the INTRX0 interrupt is generated and data reception resumes.



<WBUF> = "1" (if double buffering is enabled) (if data is read from buffer 2)




<WBUF> = "1" (if double buffering is enabled) (if data cannot be read from buffer 2)



### SCLK input mode

In the SCLK input mode, since receive double buffering is always enabled, the received frame can be moved to receive buffer 2 and receive buffer 1 can receive the next frame successively.

The INTRX receive interrupt is generated each time received data is moved to receive buffer 2.



If data cannot be read from buffer 2

Fig. 13.5.1.4 Receive Operation in the I/O Interface Mode (SCLK0 Input Mode)

(Note) To receive data, SC0MOD <RXE> must always be set to "1" (receive enable) regardless of the SCLK input or output mode.


#### ③ Send and receive (full-duplex)

The full-duplex mode is enabled by setting bit 6 <FDPX0> of the serial mode control register 1 (SC0MOD1) to "1."

#### SCLK output mode


In the SCLK output mode, if SC0MOD2 <WBUF> is set to "0" and both the send and receive double buffers are disabled, SCLK is output when the CPU writes data to the transmit buffer. Subsequently, 8 bits of data are shifted into receive buffer 1 and the INTRX0 receive interrupt is generated. Concurrently, 8 bits of data written to the transmit buffer are output from the TXD0 pin, the INTTX0 send interrupt is generated when transmission of all data bits has been completed. Then, the SCLK output stops. In this, the next round of data transmission and reception starts when the data is read from the receive buffer and the next send data is written to the transmit buffer by the CPU. The order of reading the receive buffer and writing to the transmit buffer can be freely determined. Data transmission is resumed only when both conditions are satisfied.

If SC0MOD2 <WBUF> = "1" and double buffering is enabled for both transmission and reception, SCLK is output when the CPU writes data to the transmit buffer. Subsequently, 8 bits of data are shifted into receive buffer 1, moved to receive buffer 2, and the INTRX0 interrupt is generated. While 8 bits of data is received, 8 bits of transmit data is output from the TXD0 pin. When all data bits are sent out, the INTTX0 interrupt is generated and the next data is moved from the transmit buffer 2 to transmit buffer 1. If transmit buffer 2 has no data to be moved to transmit buffer 1 (SC0MOD2 <TBEMP> = 1) or when receive buffer 2 is full (SC0MOD2 <RBFULL> = 1), the SCLK output is stopped. When both conditions are satisfied, i.e., receive data is read and send data is written, the SCLK output is resumed and the next round of data transmission is started.



<WBUF> = "0" (if double buffering is disabled)


### TOSHIBA



### SCLK input mode

In the SCLK input mode with SCOMOD2 <WBUF> set to "0" and the send double buffers are disabled (double buffering is always enabled for the receive side), 8-bit data written in the transmit buffer is output from the TXD0 pin and 8 bits of data is shifted into the receive buffer when the SCLK input becomes active. The INTTX0 interrupt is generated upon completion of data transmission and the INTRX0 interrupt is generated at the instant the received data is moved from receive buffer 1 to receive buffer 2. Note that transmit data must be written into the transmit buffer before the SCLK input for the next frame (data must be written before the point A in Fig. 13.5.1.6). As double buffering is enabled for data reception, data must be read before completing reception of the next frame data.

If SCOMOD2 <WBUF> = "1" and double buffering is enabled for both transmission and reception, the interrupt INTRX0 is generated at the timing transmit buffer 2 data is moved to transmit buffer 1 after completing data transmission from transmit buffer 1. At the same time, the 8 bits of data received is shifted to buffer 1, moved to receive buffer 2, and the INTRX0 interrupt is generated. Upon the SCLK input for the next frame, transmission from transmit buffer 1 (in which data has been moved from transmit buffer 2) is started while receive data is shifted into receive buffer 1 simultaneously. If data in receive buffer 2 has not been read when the last bit of the frame is received, an overrun error occurs. Similarly, if there is no data written in transmit buffer 2 when SCLK for the next frame is input, an under-run error occurs.



<WBUF> = "0" (if double buffering is disabled)

### TOSHIBA





Fig. 13.5.1.6 Send/Receive Operation in the I/O Interface Mode (SCLK0 Input Mode)

13.5.3


### 13.5.2 Mode 1 (7-bit UART Mode)

The 7-bit UART mode can be selected by setting the serial mode control register (SC0MOD <SM1, 0>) to "01."

In this mode, parity bits can be added to the transmit data stream; the serial mode control register (SC0CR <PE>) controls the parity enable/disable setting. When <PE> is set to "1" (enable), either even or odd parity may be selected using the SC0CR <EVEN> bit. The length of the stop bit can be specified using SC0MOD2<SBLEN>.



Example: The control register settings for receiving data in the following format are as follows:



Main routine settings

7 6 5 4 3 2 1 0 PCCR _ _ _ 0 — Designates PC1 as the RXD0 pin. PCFC SC0MOD 0 0 X 1 0 0 1 Selects the 8-bit UART mode. SC0CR  $\leftarrow X 0 1 X X X 0 0$ Sets odd parity. 0 0 0 1 0 1 0 1 Sets the data rate to 9600 bps. BR0CR IMC3 Enables the INTRX0 interrupt and sets to level 4 by the - 1 1 - 0 1 0 0 <23:16> bits of the 32 bit register. SCOMOD  $\leftarrow$  - - 1 X - - - -Enables reception of data. An example of interrupt routine process INTCLR 0 0 0 1 1 1 0 0 0 Clears the interrupt request. (0x0000_0038) Reg.  $\leftarrow$  SC0CR AND 0x1C Performs error check. if Reg. ≠ 0 then ERROR processing Reg. ← SC0BUF Reads received data. Interrupt processing is completed. (Note) X: don't care -: no change Interrupt process start INTGLR=0x Error No SC0CR=0x1C? processing Yes SC0BUF data read Interrupt process complete


### 13.5.4 Mode 3 (9-bit UART)

The 9-bit UART mode can be selected by setting SC0MOD0 <SM1:0> to "11." In this mode, parity bits must be disabled (SC0CR <PE> = "0").

The most significant bit (9th bit) is written to bit 7 <TB8> of the serial mode control register 0 (SC0MOD0) for transmit data and it is stored in bit 7 <RB8> of the serial control register SC0CR upon receiving data. When writing or reading data to/from the buffers, the most significant bit must be written or read first before writing or reading to/from SC0BUF. The stop bit length can be specified using SC0MOD2 <SBLEN>.

Wakeup function

In the 9-bit UART mode, slave controllers can be operated in the wake-up mode by setting the wake-up function control bit SC0MOD0 <WU> to "1." In this case, the interrupt INTRX0 will be generated only when SC0CR <RB8> is set to "1."




(Note) The TXD pin of the slave controller must be set to the open drain output mode using the ODE register.


# Fig. 13.5.4.1 Serial Links to Use Wake-up Function

#### Protocol

- ① Select the 9-bit UART mode for the master and slave controllers.
- ② Set SC0MOD <WU> to "1" for the slave controllers to make them ready to receive data.
- ③ The master controller is to send a single frame of data that includes the slave controller select code (8 bits). In this, the most significant bit (bit 8) <TB8> must be set to "1."




- ④ Every slave controller receives the above data frame; if the code received matches with the controller's own select code, it clears the WU bit to "0."
- S The master controller transmits data to the designated slave controller (the controller of which SCOMOD <WU> bit is cleared to "0"). In this, the most significant bit (bit 8) <TB8> must be set to "0."



6 The slave controllers with the <WU> bit set to "1" ignore the receive data because the most significant bit (bit 8) <RB8> is cleared to "0" and thus no interrupt (INTRX0) is generated. Also, the slave controller with the <WU> bit cleared to "0" can transmit data to the master controller to inform that the data has been successfully received.

Example setting: Using the internal clock  $f_{SYS}/2$  as the transfer clock, two slave controllers are serially linked as follows:



③ Master controller setting

Main routine

```
PCCR
                                   0
                                              Designates PC0/PC1 as the TXD0/RXD0 pins, respectively.
    PCFC
                                 - 1
                                              Enables the INTRX0 interrupt and sets to level 5 by the
                    - 1 1 - 0 1 0 1
                                              <23:16> bits of the 32 bit register.
    IMC3
                                              Enables the INTTX0 interrupt and sets to level 4 by the
                    - 1 1 - 0 1 0 0
                                              <31:24> bits of the 32 bit register.
    SCOMOD0 \leftarrow 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 0
                                              Sets the 9-bit UART mode and f<sub>SYS</sub>/2 transfer clock.
                \leftarrow \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1
    SC0BUF
                                              Sets the select code of Slave 1.
    Interrupt routine (INTTX0)
    INTCLR
                 0
                   0 0 1 1 1 1 0 0
                                              Clears the interrupt request. (0x0000_003C)
    SC0MOD0
                                              Sets TB8 to "0."
    SCOBUF
                                              Sets the data to be sent.
    interrupt
    processing is
    completed.
④ Slave controller setting
    Main routine
    PCCR
                                    0
                                       1
    PCFC
                                              Designates PC0 as TXD (open drain output) and P61 as RXD.
                                       1
    PCODE
                                              Enables INTTX0 and INTRX0...
                              0
                                 1
                                    1 0
    IMC3
                              b
                                   0 1
                         1
                                 1
    SC0MOD0
                    0 0 1
                              1
                                    1 0
                                              Sets the 9-bit UART mode and fsrs/2 transfer clock and sets
                            -1
                                              <WU> to "1."
    Interrupt routine (INTRX0)
    INTCLR
                000111000
                                              Clears the interrupt request.
    Reg.
                ← SC0BUF
    if Reg. = Select code
    Then
                                              Clears <WU> to "0."
    SC0MOD0
                            0
```

# 14. Serial Bus Interface (SBI)

The TMP19A63 contains two Serial Bus Interface (SBI) channels; CH0 and CH1 that operate identically (only CH0 is described here). The Serial Bus Interfaces have the following two operation modes.

- I²C bus mode (with multi-master capability)
- Clock-synchronous 8-bit SIO mode

In the I²C bus mode, the SBI is connected to external devices via PE5 (SDA) and PE6 (SCL). In the clock-synchronous 8-bit SIO mode, the SBI is connected to external devices via PE7 (SCK), PE5 (SO) and PE6 (SI).

The following table shows the programming required to put the SBL in each operating mode.

	PFODE <pfode1:0></pfode1:0>	$\langle \langle \rangle$	$\mathcal{A}(\mathbb{N})$
I ² C bus mode	11	X11	011
Clock-synchronous	XX	101 ( clock output )	$(\bigcirc)$
8- bit SIO mode	~~	001 ( clock input )	

X: Don't care

### 14.1 Configuration

The configuration is shown in Fig. 14.1.




Fig. 14.1 SBI Block Diagram

### 14.2 Control


The following registers control the serial bus interface and provide its status information for monitoring.


- Serial bus interface control register 0 (SBI0CR0)
- Serial bus interface control register 1 (SBI0CR1)
- Serial bus interface control register 2 (SBI0CR2)
- Serial bus interface buffer register (SBI0DBR)
- I²C bus address register (I2CAR)
- Serial bus interface status register (SBI0SR)
- Serial bus interface baud rate register 0 (SBI0BR0)

The functions of these registers vary, depending on the mode in which the SBI is operating. For a detailed description of the registers, refer to "14.5 Control in the  $I^2C$  Bus Mode" and "14.7 Control in the Clock-synchronous 8-bit SIO Mode."

14.3 I²C Bus Mode Data Formats

Fig. 14.3 shows the data formats used in the I²C bus mode.





Note) S: Start condition

- $R/\overline{W}$ : Direction bit
  - ACK: Acknowledge bit P: Stop condition



# 14.4 Control Registers in the I²C Bus Mode

The following registers control the serial bus interface (SBI) in the I²C bus mode and provide its status information for monitoring.


		7	6	5	4	3	2	M(	0			
SBI0CR0 (0xFFFF_F607	bit Symbol	SBIEN	/	/			$\geq$	$\int$				
	Read/Write	R/W		$\mathbf{R}$ ((// $\wedge$ )								
	After reset	0	0	0	0	0	0	0	0			
	Function	SBI				6	$\overline{)}$					
		operation					$\mathcal{Y}$					
		0:disable										
		1:enable				$\langle \rangle$	>					
									$\sim$			

Serial bus interface control register 0

<SBIEN>: To use the SBI, enable the SBI operation ("1") before setting each register in the SBI module.

(Note) SBICR0 bits 0 to 6 are read as "0".

Fig. 14.4.1 J²C Bus Mode Register



Serial bus interface control register 1

(Note 1) Clear <BC2:0> to "000" before switching the operation mode to the clock-synchronous 8-bit SIO mode.
(Note 2) For details on the SCL line clock frequency, refer to "14.5.3 Serial Clock."
(Note 3) After a reset, the <SCK0/SWRMON> bit is read as "1." However, if the SIO mode is selected at the SBICR2 register, the initial value of the <SCK0> bit is "0."

Fig. 14.4.2 I²C Bus Mode Register


		7	6	5	4	3	2	1	0
BIOCR2 0xFFFF_F603)	bit Symbol	MST	TRX	BB	PIN	SBIM1	SBIM0	SWRST1	SWRST0
	Read/Write		N	V		W		W	
	After reset	0	0	0	1	0	Ó	0	0
	Function	Select master/slave 0: Slave 1: Master	Select transmit/ receive 0: Receive 1: Transmit	Start/stop condition generation 0: Stop condition generated 1: Start condition generated	Clear INTSBI interrupt request 0: - 1: Clear interrupt request	Select serial b operating mod (Note 2) 00: Port mode 01: SIO mode 10: I ² C bus m 11: (Reserved	de e hode	Software rese Write "10" fol to generate a	lowed by "01"
					Ó		de (Serial bu ynchronous mode	e operating n us interface o 8-bit SIO mo	output disable

. . . . . . .

(Note 1) Reading this register causes it to function as the SBISR register. Ensure that the bus is free before switching the operating mode to the port mode. (Note 2) Ensure that the port is at the "H" level before switching the operating mode from the port mode to the I²C bus or clock-synchronous 8-bit SIO mode.

Fi	ig. 14.4.3 I ² C B	us Mode Registe	er
	$\widetilde{\mathcal{S}}$		×
Ta	ble 14.4.4 Bas	e Clock Resolution	on
		@fsys = 54 MHz	
	Clock gear value	Base clock	
	<gear2:0></gear2:0>	resolution	
$\searrow$			
	000 (fc)	fsys/2 ² (0.07µs)	
	100 (fc/2)	fsys/2 ³ (0.14µs)	
	110 (fc/4)	fsys/2 ⁴ (0.28µs)	
	111 (fc/8)	fsys/2 ⁵ (0.58µs)	

			Serial b	us interfac	ce status re	egister			
	/	7	6	5	4	3	2	1	0
BIOSR	bit Symbol	MST	TRX	BB	PIN	AL	AAS	AD0	LRB
0xFFFF_F603)	Read/Write			1	ŀ	२	1	1	
	After reset	0	0	0	1	0	0	0	0
	Function	Master/ slave selection monitor 0: Slave 1: Master	Transmit/ receive selection monitor 0: Receive 1: Transmit	I ² C bus state monitor 0: Free 1: Busy	INTSBI interrupt request monitor 0: Interrupt request generated 1: Interrupt request cleared	Arbitration lost detection 0: - 1: Detected	Slave address match detection 0: - 1: Detected	General call detection 0:	Last received bit monitor 0: "0" 1: "1"
					olourou		9	$\frown$	<u> </u>
							7		
							Last receive		
					(0			st bit receive	
						()	1 The las	st bit receive	d was "1."
						$\downarrow \sqcup$	Slave addre	ss match de	tection
				(		>	0/7		-
				4				/	e match or genera
				$\bigcirc$	$\searrow$		call det	tected	
				20	$\searrow$		Arbitration lo	ost detection	
				$\langle \langle \rangle$	> /		0		-
					`		1 Arbitra	tion lost is de	etected.
			((	$\mathcal{A}$		$\geq 2$			
(Note) W	riting to thi	s register	causes it	to function	on as SBI	CR2.			
			$(\bigcirc)$	)	s Mode Re				
	$\rightarrow$	1/	$\searrow$						



# 14.5 Control in the I²C Bus Mode

### 14.5.1 Setting the Acknowledgement Mode

Setting SBI0CR1<ACK> to "1" selects the acknowledge mode. When operating as a master, the SBI adds one clock for acknowledgment signals. As a transmitter, the SBI releases the SDA pin during this clock cycle to receive acknowledgment signals from the receiver. As a receiver, the SBI pulls the SDA pin to the "L" level during this clock cycle and generates acknowledgment signals.

Setting <ACK> to "0" selects the non-acknowledgment mode. When operating as a master, the SBI does not generate clock for acknowledgement signals.

### 14.5.2 Setting the Number of Bits per Transfer

SBI0CR1 <BC2:0> specifies the number of bits of the next data to be transmitted or received.

Under the start condition, <BC2:0> is set to "000," causing a slave address and the direction bit to be transferred in a packet of eight bits. At other times, <BC2:0> keeps a previously programmed value.

### 14.5.3 Serial Clock

① Clock source

SBI0CR1 <SCK2:0> specifies the maximum frequency of the serial clock to be output from the SCL pin in the master mode.




Fig. 14.5.3.1 Clock Source

The highest speeds in the standard and high-speed modes are specified to 100KHz and 400KHz respectively in the communications standards. Note that the internal SCL clock frequency is determined by the fsys used and the calculation formula shown above.

#### ② Clock Synchronization

The I²C bus is driven by using the wired-AND connection due to its pin structure. The first master that pulls its clock line to the "L" level overrides other masters producing the "H" level on their clock lines. This must be detected and responded by the masters producing the "H" level.

Clock synchronization assures correct data transfer on a bus that has two or more masters.

For example, the clock synchronization procedure for a bus with two masters is shown below.




Fig. 14.5.3.2 Example of Clock Synchronization

At point a, Master A pulls its internal SCL output to the "L" level, bringing the SCL bus line to the "L" level. Master B detects this transition, resets its "H" level period counter, and pulls its internal SCL output level to the "L" level.

Master A completes counting of its "L" level period at point b, and brings its internal SCL output to the "H" level. However, Master B still keeps the SCL bus line at the "L" level, and Master A stops counting of its "H" level period counting. After Master A detects that Master B brings its internal SCL output to the "H" level and brings the SCL bus line to the "H" level at point c, it starts counting of its "H" level period.

This way, the clock on the bus is determined by the master with the shortest "H" level period and the master with the longest "L" level period among those connected to the bus.

# 14.5.4 Slave Addressing and Address Recognition Mode

When the SBI is configured to operate as a slave device, the slave address <SA6:0> and <ALS> must be set at I2CAR. Setting <ALS> to "0" selects the address recognition mode.

### 14.5.5 Configuring the SBI as a Master or a Slave

Setting SBI0CR2<MST> to "1" configures the SBI to operate as a master device.

Setting <MST> to "0" configures the SBI as a slave device. <MST> is cleared to "0" by the hardware when the stop condition has been detected on the bus or when arbitration has been lost.

### 14.5.6 Configuring the SBI as a Transmitter or a Receiver

Setting SBI0CR2 <TRX> to "1" configures the SBI as a transmitter. Setting <TRX> to "0" configures the SBI as a receiver.

In the slave mode, the SBI receives the direction bit (R/W) from the master device on the following occasions:

- when data is transmitted in the addressing format
- when the received slave address matches the value specified at I2CCR
- when a general-call address is received; i.e., the eight bits following the start condition are all zeros

If the value of the direction bit (R/W) is "1," <TRX> is set to "1" by the hardware. If the bit is "0," <TRX> is set to "0."

As a master device, the SBI receives acknowledgement from a slave device. If the direction bit of "1" is transmitted, <TRX> is set to "0" by the hardware. If the direction bit is "0," <TRX> changes to "1." If the SBI does not receive acknowledgement, <TRX> retains the previous value.

<TRX> is cleared to "0" by the hardware when the stop condition has been detected on the bus or when arbitration has been lost.

### 14.5.7 Generating Start and Stop Conditions

When SBI0SR<BB> is "0," writing "1" to SBI0CR2 </br>
MST, TRX, BB, PIN> causes the SBI to generate the start condition on the bus and output 8-bit data. 
ACK> must be set to "1" in advance.




Fig. 14.5.7.1 Generating the Start Condition and a Slave Address

When <BB> is "1," writing "1" to <MST, TRX, PIN> and "0" to <BB> causes the SBI to start a sequence for generating the stop condition on the bus. The contents of <MST, TRX, BB, PIN> should not be altered until the stop condition appears on the bus.




Fig. 14.5.7.2 Generating the Stop Condition

SBI0SR<BB> can be read to check the bus state. <BB> is set to "1" when the start condition is detected on the bus (the bus is busy), and set to "0" when the stop condition is detected (the bus is free).

### 14.5.8 Interrupt Service Request and Release

When a serial bus interface interrupt request (INTSBI) is generated, SBI0CR2 <PIN> is cleared to "0." While <PIN> is "0," the SBI pulls the SCL line to the "L" level.

After transmission or reception of one data word, <PIN> is cleared to "0." It is set to "1" when data is written to or read from SBI0DBR. It takes a period of  $t_{LOW}$  for the SCL line to be released after <PIN> is set to "1."

In the address recognition mode (<ALS> = "0"), <PIN> is cleared to "0" when the received slave address matches the value specified at I2CAR or when a general-call address is received; i.e., the eight bits following the start condition are all zeros. When the program writes "1" to SBI0CR2<PIN>, it is set to "1." However, writing "0" does clear this bit to "0."

#### 14.5.9 Serial Bus Interface Operating Modes

SBI0CR2 <SBIM1:0> selects an operating mode of the serial bus interface. <SBIM1:0> must be set to "10" to configure the SBI for the  $I^2C$  bus mode. Make sure that the bus is free before switching the operating mode to the port mode.

### 14.5.10 Lost-arbitration Detection Monitor

The I²C bus has the multi-master capability (there are two or more masters on a bus), and requires the bus arbitration procedure to ensure correct data transfer.

A master that attempts to generate the start condition while the bus is busy loses bus arbitration, with no start condition occurring on the SDA and SCL lines. The I²C-bus arbitration takes place on the SDA line.

The arbitration procedure for two masters on a bus is shown below. Up until point a, Master A and Master B output the same data. At point a, Master A outputs the "L" level and Master B outputs the "H" level. Then Master A pulls the SDA bus line to the "L" level because the line has the wired-AND connection. When the SCL line goes high at point b, the slave device reads the SDA line data, i.e., data transmitted by Master A. At this time, data transmitted by Master B becomes invalid. In other words, Master B loses arbitration. Master B releases its SDA pin, so that it does not affect the data transfer initiated by another master. If two or more masters have transmitted exactly the same first data word, the arbitration procedure continues with the second data word.




Fig. 14.5.10.1 Lost Arbitration

A master compares the SDA bus line level and the internal SDA output level at the rising of the SCL line. If there is a difference between these two values, the master loses arbitration and sets SBI0SR <AL> to "1."

When <AL> is set to "1," SBI0SR <MST, TRX> are cleared to "0," causing the SBI to operate as a slave receiver. <AL> is cleared to "0" when data is written to or read from SBI0DBR or data is written to SBI0CR2.




Fig. 14.5.10.2 Example of Master B Losing Arbitration (D7A = D7B, D6A = D6B)

# 14.5.11 Slave Address Match Detection Monitor

When the SBI operates as a slave device in the address recognition mode (I2CCR <ALS> = "0"), SBIOSR <AAS> is set to "1" on receiving the general-call address or the slave address that matches the value specified at I2CCR. When <ALS> is "1," <AAS> is set to "1" when the first data word has been received. <AAS> is cleared to "0" when data is written to or read from SBIODBR.

# 14.5.12 General-call Detection Monitor

When the SBI operates as a slave device, SBI0SR <AD0> is set to "1" when it receives the general-call address; i.e., the eight bits following the start condition are all zeros. <AD0> is cleared to "0" when the start or stop condition is detected on the bus.

### 14.5.13 Last Received Bit Monitor

SBI0SR <LRB> is set to the SDA line value that was read at the rising of the SCL line. In the acknowledgment mode, reading SBISR <LRB> immediately after generation of the INTSBI interrupt request causes ACK signal to be read.

### 14.5.14 Software Reset

If the serial bus interface circuit locks up due to external noise, it can be initialized by using a software reset.

Writing "10" followed by "01" to SBI0CR2 <SWRST1:0> generates a reset signal that initializes the serial bus interface circuit. After a reset, all control registers and status flags are initialized to their reset values. When the serial bus interface is initialized, <SWRST> is automatically cleared to "0."

(Note) A software reset causes the SBI operating mode to switch from the I²C mode to the synchronous communication mode.

### 14.5.15 Serial Bus Interface Data Buffer Register (SBI0DBR)

Reading or writing SBI0DBR initiates reading received data or writing transmitted data. When the SBI is acting as a master, setting a slave address and a direction bit to this register generates the start condition.

### 14.5.16 I²C Bus Address Register (I2CAR)

When the SBI is configured as a slave device, the I2CAR<SA6:0> bit is used to specify a slave address. If I2C0AR <ALS> is set to "0," the SBI recognizes a slave address transmitted by the master device and receives data in the addressing format. If <ALS> is set to "1," the SBI does not recognize a slave address and receives data in the free data format.

### 14.5.17 IDLE Setting Register (SBI0BR0)

The SBI0BR0<I2SBI> register determines if the SBI operates or not when it enters the IDLE mode. This register must be programmed before executing an instruction to switch to the standby mode.

# **14.6** Data Transfer Procedure in the I²C Bus Mode

#### 14.6.1 Device Initialization

First, program SBI0CR1<ACK, SCK2:0> by writing "0" to bits 7 to 5 and bit 3 in SBI0CR1.

Next, program I2CAR by specifying a slave address at <SA6:0> and an address recognition mode at <ALS>. (<ALS> must be set to"0" when using the addressing format.)

Next, program SBI0CR2 to initially configure the SBI in the slave receiver mode by writing "0" to <MST, TRX, BB> , "1" to <PIN> , "10" to <SBIM1:0> and "0" to bits 1 and 0.

Specifies ACK and SCL clock. Specifies a slave address and an address recognition mode. Configures the SBI as a slave receiver.

### 14.6.2 Generating the Start Condition and a Slave Address

① Master mode

In the master mode, the following steps are required to generate the start condition and a slave address.

First, ensure that the bus is free (<BB> = "0"). Then, write "1" to SBI0CR1 <ACK> to select the acknowledgment mode. Write to SBI0DBR a slave address and a direction bit to be transmitted.

When <BB> = "0," writing "1111" to SBI0CR2 <MST, TRX, BB, PIN> generates the start condition on the bus. Following the start condition, the SBI generates nine clocks from the SCL pin. The SBI outputs the slave address and the direction bit specified at SBI0DBR with the first eight clocks, and releases the SDA line in the ninth clock to receive an acknowledgment signal from the slave device.

The INTSBI interrupt request is generated on the falling of the ninth clock, and <PIN> is cleared to "0." In the master mode, the SBI holds the SCL line at the "L" level while <PIN> is "0." <TRX> changes its value according to the transmitted direction bit at generation of the INTSBI interrupt request, provided that an acknowledgment signal has been returned from the slave device.

#### Settings in main routine

```
7 6 5 4 3 2 1 0
Reg. \qquad SBISR
Reg. \qquad Reg. e 0x20
if Reg. \neq 0x00
- Then
SBI0CR1 \qquad X \qquad X \qquad 1 \qquad 0 \qquad X \qquad X
SBI0DR1 \qquad X \qquad X \qquad X \qquad X \qquad X \qquad X
SBI0DR1 \qquad C \qquad X \qquad X \qquad X \qquad X \qquad X \qquad X
SBI0CR2 \qquad C \qquad 1 \qquad 1 \qquad 1 \qquad 1 \qquad 0 \qquad 0
```

Example of INTSBI interrupt routine

$$\label{eq:interval} \begin{split} & \text{INTCLR} \leftarrow 0X50 \\ & \text{Processing} \\ & \text{End of interrupt} \end{split}$$

Ensures that the bus is free.

Selects the acknowledgement mode. Specifies the desired slave address and direction. Generates the start condition.

Clears the interrupt request.

### ② Slave mode

In the slave mode, the SBI receives the start condition and a slave address.

After receiving the start condition from the master device, the SBI receives a slave address and a direction bit from the master device during the first eight clocks on the SCL line. If the received address matches its slave address specified at I2CAR or is equal to the general-call address, the SBI pulls the SDA line to the "L" level during the ninth clock and outputs an acknowledgment signal.

The INTS0 interrupt request is generated on the falling of the ninth clock, and <PIN> is cleared to "0." In the slave mode, the SBI holds the SCL line at the "L" level while <PIN> is "0."




Fig. 14.6.2.1 Generation of the Start Condition and a Slave Address

### 14.6.3 Transferring a Data Word

At the end of a data word transfer, the INTSBI interrupt is generated to test <MST> to determine whether the SBI is in the master or slave mode.

① Master mode (<MST> = "1")

Test <TRX> to determine whether the SBI is configured as a transmitter or a receiver.



# Transmitter mode (<TRX> = "1")

Test <LRB>. If <LRB> is "1," that means the receiver requires no further data. The master then generates the stop condition as described later to stop transmission.

If <LRB> is "0," that means the receiver requires further data. If the next data to be transmitted has eight bits, the data is written into SBI0DBR. If the data has different length, <BC2:0> and <ACK> are programmed and the transmit data is written into SBI0DBR. Writing the data makes <PIN> to"1," causing the SCL pin to generate a serial clock for transfer of a next data word, and the SDA pin to transfer the data word. After the transfer is completed, the INTSBI interrupt request is generated, <PIN> is set to "0," and the SCL pin is pulled to the "L" level... To transmit more data words, test <LRB> again and repeat the above procedure.


**INTSBI** interrupt if MST = 0Then go to the slave-mode processing if TRX = 0Then go to the receiver-mode processing if LRB = 0Then go to processing for generating the stop condition  $\mathsf{SBI0CR1} \ \leftarrow \mathsf{X} \ \mathsf{X} \ \mathsf{X} \ \mathsf{0} \ \mathsf{X} \ \mathsf{X} \ \mathsf{X}$ Specifies the number of bits to be transmitted and specify whether ACK is required, SBIODBR  $\leftarrow$  X X X X X X X X X Writes the transmit data. End of interrupt processing (Note) X: Don't care SCL pin 6 3 8 2 Write to SBI0DBR SDA pin D6 D5 D4 D3 D2 D7 D1 D0 ACK Acknowledgment <PIN> signal from receiver **INTSBI** interrupt request Master to slave Slave to master

### Fig. 14.6.3.1 <BC2:0> = "000" and <ACK> = "1" (Transmitter Mode)

### Receiver mode (<TRX> = "0")

If the next data to be transmitted has eight bits, the transmit data is written into SBI0DBR. If the data has different length, <BC2:0> and <ACK> are programmed and the received data is read from SBIODBR to release the SCL line. (The data read immediately after transmission of a slave address is undefined.) On reading the data, <PIN> is set to "1 and the serial clock is output to the SCL pin to transfer the next data word. In the last bit, when the acknowledgment signal becomes the "L" level, "0" is output to the SDA pin.

After that, the INTSBI interrupt request is generated, and <PIN> is cleared to "0," pulling the SCL pin to the "L" level. Each time the received data is read from SBI0DBR, one-word transfer clock and an acknowledgement signal are output.



#### Fig. 14.6.3.2 <BC2:0> = "000" and <ACK> = "1" (Receiver Mode)

SCL

SDA

<PIN>

request

To terminate the data transmission from the transmitter, <ACK> must be set to "0" immediately before reading the second to last data word. This disables generation of an acknowledgment clock for the last data word. When the transfer is completed, an interrupt request is generated. After the interrupt processing, <BC2:0> must be set to "001" and the data must be read so that a clock is generated for 1-bit transfer. At this time, the master receiver holds the SDA bus line at the "H" level, which signals the end of transfer to the transmitter as an acknowledgment signal. In the interrupt processing for terminating the reception of 1-bit data, the stop condition is generated to terminate the data transfer. 3 D3 D0 Acknowledgment signal "H" to transmitter **INTSBI** interrupt Read out the Read out the received data after clearing <ACK> to "0." received data after setting <BC2:0> to "001. Master to slave Slave to master Fig. 14.6.3.3 Terminating Data Transmission in the Master Receiver Mode Example: When receiving N data words INTSBI interrupt (after data transmission) 7 6 5 4 3 2 1 0

SBI0CR1  $\leftarrow X X X X 0 X$ XX Reg. ← SBI0CBR

Sets the number of bits of data to be received and specify whether ACK is required. Reads dummy data.

INTSBI interrupt (first to (N-2)th data reception)

76543210 Reg. End of interrupt

End of interrupt

Reads the first to (N-2)th data words.

INTSBI interrupt ((N-1)th data reception)

76543210  $\leftarrow$  X X X 0 0 X X X SBIOCR1  $\leftarrow$  SBIDBR Reg. End of interrupt

Disables generation of acknowledgement clock. Reads the (N-1)th data word.

INTSBI interrupt (Nth data reception)

```
7 6 5 4 3 2 1 0
\mathsf{SBI0CR1} \ \leftarrow \ \mathsf{0} \ \ \mathsf{0} \ \ \mathsf{1} \ \ \mathsf{0} \ \ \mathsf{0} \ \ \mathsf{X} \ \ \mathsf{X}
                        \leftarrow \mathsf{SBIDBR}
Reg.
End of interrupt
```

Generates a clock for 1-bit transfer. Reads the Nth data word.

INTSBI interrupt (after completing data reception)

Terminates the data transmission. Processing to generate the stop condition

End of interrupt

(Note)

X: Don't care

#### ② Slave mode (<MST> = "0")

In the slave mode, the SBI generates the INTSBI interrupt request on four occasions: 1) when the SBI has received any slave address from the master, 2) when the SBI has received a general-call address, 3) when the received slave address matches its own address, and 4) when a data transfer has been completed in response to a general-call. Also, if the SBI loses arbitration in the master mode, it switches to the slave mode. Upon the completion of data word transfer in which arbitration is lost, the INTSBI interrupt request is generated, <PIN> is cleared to "0," and the SCL pin is pulled to the "L" level. When data is written to or read from SBI0DBR or when <PIN> is set to "1," the SCL pin is released after a period of  $t_{LOW}$ .

In the slave mode, the normal slave mode processing or the processing as a result of lost arbitration is carried out.

SBISR <AL>, <TRX>, <AAS> and <AD0> are tested to determine the processing required. Table 14.6.3.4 shows the slave mode states and required processing.

Example: When the received slave address matches the SBI's own address and the direction bit is "1" in the slave receiver mode

#### **INTSBI** interrupt

```
if TRX = 0

Then go to other processing

if AL = 1

Then go to other processing

SBIOCR1 \leftarrow X X X 1 0 X X X

SBIODBR \leftarrow X X X 0 X X X

Sets the number of bits to be transmitted.

Sets the transmit data.

(Note)

X: Don't care
```

<trx></trx>	<al></al>	<aas></aas>	<ad0></ad0>	State	Processing
1	1	1	0	Arbitration was lost while the slave address was being transmitted, and the SBI received a slave address with the direction bit "1" transmitted by another master.	Set the number of bits in a data word to <bc2:0> and write the transmit data into SBJ0DBR.</bc2:0>
	0	1	0	In the slave receiver mode, the SBI received a slave address with the direction bit "1" transmitted by the master.	
		0	0	In the slave transmitter mode, the SBI has completed a transmission of one data word.	Test LRB. If it has been set to "1," that means the receiver does not require further data. Set <pin> to 1 and reset <trx> to 0 to release the bus. If <lrb> has been reset to "0," that means the receiver requires further data. Set the number of bits in the data word to <bc2:0> and write the transmit data to the SBIDBR.</bc2:0></lrb></trx></pin>
0	1	0	1/0	Arbitration was lost while a slave address was being transmitted, and the SBI received either a slave address with the direction bit "0" or a general-call address transmitted by another master. Arbitration was lost while a slave address or a data word was being transmitted, and the transfer	Read the SBIDBR (a dummy read) to set <pin> to 1, or write "1" to <pin>.</pin></pin>
	0	1	1/0	transmitted, and the transfer terminated. In the slave receiver mode, the SBI received either a slave address with the direction bit "0" or a general-call address transmitted by the master. In the slave receiver mode, the SBI	Set the number of bits in the data word
				has completed a reception of a data word.	to <bc2:0> and read the received data from SBIDBR.</bc2:0>


Table 14.6.3.4	Processing in	Slave Mode
----------------	---------------	------------



### 14.6.4 Generating the Stop Condition

When SBI0SR <BB> is "1," writing "1" to SBI0CR2 <MST, TRX, PIN> and "0" to <BB> causes the SBI to start a sequence for generating the stop condition on the bus. Do not alter the contents of <MST, TRX, BB, PIN> until the stop condition appears on the bus.

If another device is holding down the SCL bus line, the SBI waits until the SCL line is released. After that, the SDA pin goes high, causing the stop condition to be generated.




#### 14.6.5 Repeated Start Procedure

Repeated start is used when a master device changes the data transfer direction without terminating the transfer to a slave device. The procedure of generating a repeated start in the master mode is described below.

First, set SBI0CR2 <MST, TRX, BB> to "0" and write "1" to <PIN> to release the bus. At this time, the SDA pin is held at the "H" level and the SCL pin is released. Because no stop condition is generated on the bus, other devices think that the bus is busy. Then, test SBI0SR <BB> and wait until it becomes "0" to ensure that the SCL pin is released. Next, test <LRB> and wait until it becomes "1" to ensure that no other device is pulling the SCL bus line to the "L" level. Once the bus is determined to be free this way, use the steps described above in (2) to generate the start condition.

To satisfy the setup time of repeated start, at least 4.7-µs wait period (in the standard mode) must be created by the software after the bus is determined to be free.




(Note) Do not write <MST> to "0" when it is "0." (Repeated start cannot be done.)



## 14.7 Control in the Clock-synchronous 8-bit SIO Mode

The following registers control the serial bus interface in the clock-synchronous 8-bit SIO mode and provide its status information for monitoring.



			Serial bus	interface of	data buffe	r register				
SBIODBR		7	6	5	4	3	2	1	0	
(0xFFFF_F601)	bit Symbol	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
	Read/Write			F	R (Receive)/V	V (Transmit)	~			
	After reset				0					
				7.1.1 SIO s interface				)}		
		1	0							
	bit Symbol	7	6	5	4	3 SBIM1	2 SBIM0		<u> </u>	
SBI0CR2 (0xFFFF_F603)	Read/Write			<u>ر ا</u>			V	R		
(0866676003)	After reset	1	1	1	1		0		1	
	Function			2		Select serial b operating mod 00: Port mode 01: Clock-syn 8-bit SIO 10: I ² C bus m 11: (Reserve	de e cchronous mode ode			
		7	Seria 6	al bus inter	face regis	ter		1	0	
	bit Symbol		$\sim$			SIOF	SEF	-	$\sim$	
SBIOSR	Read/Write			2	$\nearrow$		२		<u>ــــــــــــــــــــــــــــــــــــ</u>	
(0xFFFF_F603)	After reset	1	1	$\overline{\bigcirc}$	1	0	0	1	1	
	Function		<u>(</u> 75)			Serial transfer status monitor 0: Terminated 1: In progress	Shift operation status monitor 0: Terminated 1: In progress			
			Serial bus	interface b	aud rate r	egister 0				
		7	6	5	> 4	3	2	1	0	
	bit Symbol	$\sim$	I2SBI		$\sim$					
SBI0BR0 (0xFFFF_F604)	Read/Write	R	R/W			R			R/W	
(5,111 _1 004)	After reset	<b>ク</b> 1	0	1	1	1	1	1	0	
	Function	$\wedge$	IDLE 0: Stop 1: Operate	>					Be sure to write "0".	
	$\geq$	S.	$\bigcirc$	7.1.2 SIO	Mode Reg	jisters				

Serial bus interface data buffer register

### 14.7.1 Serial Clock


① Clock source

Internal or external clocks can be selected by programming SBI0CR1 <SCK2:0>.

#### Internal clock

In the internal clock mode, one of the seven frequencies can be selected as a serial clock, which is output to the outside through the SCK pin. At the beginning of a transfer, the SCK pin output becomes the "H" level.

If the program cannot keep up with this serial clock rate in writing the transmit data or reading the received data, the SBI automatically enters a wait period. During this period, the serial clock is stopped automatically and the next shift operation is suspended until the processing is completed.



#### ② Shift Edge

Leading-edge shift is used in transmission. Trailing-edge shift is used in reception.

#### Leading-edge shift

Data is shifted at the leading edge of the serial clock (or the falling edge of the SCK pin input/output).

### Trailing-edge shift

Data is shifted at the trailing edge of the serial clock (or the rising edge of the SCK pin input/output).

SCK pin	
SO pin	bit 0 x bit 1 x bit 2 x bit 3 x bit 4 x bit 5 x bit 6 x bit 7
Shift register	
	(a) Leading-edge shift
SCK pin	
SI pin	bit 0 X bit 1 X bit 2 X bit 3 X bit 4 X bit 5 X bit 6 X bit 7
Shift register	******** 0****** 10****** 210***** 3210**** 43210*** 543210** 6543210* 76543210
	(b) Trailing-edge shift (Note) *; Don't care
	Fig. 14.7.1.5 Shift Edge

### 14.7.2 Transfer Modes

The transmit mode, the receive mode or the transmit/receive mode can be selected by programming SBI0CR1 <SIOM1:0>.

① 8-bit transmit mode

Set the control register to the transmit mode and write the transmit data to SBI0DBR.

After writing the transmit data, writing "1" to SBI0CR1 <SIOS> starts the transmission. The transmit data is moved from SBI0DBR to a shift register and output to the SO pin, with the least-significant bit (LSB) first, in synchronization with the serial clock. Once the transmit data is transferred to the shift register, SBI0DBR becomes empty, and the INTSBI (buffer-empty) interrupt is generated, requesting the next transmit data.

In the internal clock mode, the serial clock will be stopped and automatically enter the wait state, if next data is not loaded after the 8-bit data has been fully transmitted. The wait state will be cleared when SBI0DBR is loaded with the next transmit data.

In the external clock mode, SBI0DBR must be loaded with data before the next data shift operation is started. Therefore, the data transfer rate varies depending on the maximum latency between when the interrupt request is generated and when SBI0DBR is loaded with data in the interrupt service program.

At the beginning of transmission, the same value as in the last bit of the previously transmitted data is output in a period from setting SBI0SR <SIOF> to "1" to the falling edge of SCK.


Transmission can be terminated by clearing <SIOS> to "0" or setting <SIOINH> to "1" in the INTSBI interrupt service program. If <SIOS> is cleared, remaining data is output before transmission ends. The program checks SBI0SR <SIOF> to determine whether transmission has come to an end. <SIOF> is cleared to "0" at the end of transmission. If <SIOINH> is set to "1," the transmission is aborted immediately and <SIOF> is cleared to "0."

In the external clock mode, <SIOS> must be set to "0" before the next transmit data shift operation is started. Otherwise, operation will stop after dummy data is transmitted.

**INTSBI** interrupt

 $\mathsf{SBIODBR} \ \leftarrow \ \mathsf{X}  

Writes the transmit data.






Fig. 14.7.2.2 Transmit Data Retention Time at the End of Transmission

2 8-bit receive mode

Set the control register to the receive mode. Then writing "1" to SBI0CR1 <SIOS> enables reception. Data is taken into the shift register from the SI pin, with the least-significant bit (LSB) first, in synchronization with the serial clock. Once the shift register is loaded with the 8-bit data, it transfers the received data to SBI0DBR and the INTSBI (buffer-full) interrupt request is generated to request reading the received data. The interrupt service program then reads the received data from SBI0DBR.

In the internal clock mode, the serial clock will be stopped and automatically be in the wait state until the received data is read from SBIDBR.

In the external clock mode, shift operations are executed in synchronization with the external clock. The maximum data transfer rate varies, depending on the maximum latency between generating the interrupt request and reading the received data.

Reception can be terminated by clearing <SIOS> to "0" or setting <SIOINH> to "1" in the INTSBI interrupt service program. If <SIOS> is cleared, reception continues until all the bits of received data are written to SBI0DBR. The program checks SBI0SR <SIOF> to determine whether reception has come to an end. <SIOF> is cleared to "0" at the end of reception. After confirming the completion of the reception, last received data is read. If <SIOINH> is set to "1," the reception is aborted immediately and <SIOF> is cleared to "0." (The received data becomes invalid, and there is no need to read it out.)

(Note) The contents of SBI0DBR will not be retained after the transfer mode is changed. The ongoing reception must be completed by clearing <SIOS> to "0" and the last received data must be read before the transfer mode is changed.

Reg.  $\leftarrow$  SBI0DBR

Reads the received data.

	✓ SIOS> is cleared. →
<sios></sios>	
<siof></siof>	
<sef></sef>	
SCK pin (output)	
SI pin	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
INTSBI interrupt reque	
SBI0DBR	X aX b
	Read the received data. Read the received data.
	Fig. 14.7.2.3 Receive Mode (Example: Internal Clock)

③ 8-bit transmit/receive mode

Set the control register to the transfer/receive mode. Then writing the transmit data to SBI0DBR and setting SBI0CR1 <SIOS> to "1" enables transmission and reception. The transmit data is output through the SO pin at the falling of the serial clock, and the received data is taken in through the SI pin at the rising of the serial clock, with the least-significant bit (LSB) first. Once the shift register is loaded with the 8-bit data, it transfers the received data to SBI0DBR and the INTSBI interrupt request is generated. The interrupt service program reads the received data from the data buffer register and writes the next transmit data. Because SBI0DBR is shared between transmit and receive operations, the received data must be read before the next transmit data is written.


In the internal clock operation, the serial clock will be automatically in the wait state until the received data is read and the next transmit data is written.

In the external clock mode, shift operations are executed in synchronization with the external serial clock. Therefore, the received data must be read and the next transmit data must be written before the next shift operation is started. The maximum data transfer rate for the external clock operation varies depending on the maximum latency between generating the interrupt request and reading the received data and writing the transmit data.

At the beginning of transmission, the same value as in the last bit of the previously transmitted data is output in a period from setting <SIOF> to "1" to the falling edge of SCK. Transmission and reception can be terminated by clearing <SIOS> to "0" or setting SBI0CR1 <SIOINH> to "1" in the INTSBI interrupt service program. If <SIOS> is cleared, transmission and reception continue until the received data is fully transferred to SBI0DBR. The program checks SBI0SR <SIOF> to determine whether transmission and reception have come to an end. <SIOF> is cleared to "0" at the end of transmission and reception. If <SIOINH> is set, the transmission and reception are aborted immediately and <SIOF> is cleared to "0."

(Note) The contents of SBI0DBR will not be retained after the transfer mode is changed. The ongoing transmission and reception must be completed by clearing <SIOS> to "0" and the last received data must be read before the transfer mode is changed.

TMP19A63



2)

# 15. Analog/Digital Converter

Two 10-bit, sequential-conversion analog/digital converters (A/D converter) are built into the TMP19A63. These A/D converters are equipped with 16 analog input channels. These units operate independently and offer identical performance, so only unit A is described here.

Fig. 15.1 shows the block diagram of this A/D converter.

These 16 analog input channels (pins ANA0 through AN15) are also used as input ports.

- (Note) If it is necessary to reduce a power current by operating the TMP19A63 in IDLE or STOP mode and if either case shown below is applicable, you must first stop the A/D converter and then execute the instruction to put the TMP19A63 into standby mode:
- 1) The TMP19A63 must be put into IDLE mode when ADMOD1<I2AD> is "0."
  - The TMP19A63 must be put into STOP mode.





Fig. 15.1 A/D Converter Block Diagram

## 15.1 Control Register

The A/D converter is controlled by A/D mode control registers (ADAMOD0, ADAMOD1, ADAMOD2, ADAMOD3 and ADAMOD4). Results of A/D conversion are stored in 16 upper and lower A/D conversion result registers ADAREG08H/L through ADAREG7FH/L. Results of top-priority conversion are stored in ADAREGSPH/L.

Fig. 15.2 shows the registers related to the A/D converter.



	0xFFFF_	_F819 = (	0x58								
~	( )	7	6	5	4	3	2	1		0	
ADACBAS	bit Symbol	~	$\bigcirc$	$\geq$							
0xFFFF_F819)	Read/Write	RW	R/W	R/W	R/W	R/W	R	R/W	/	R/W	
	After reset	0	0	1	1	1	0	0		0	
	Function	Be sure t write "0".	to Be sure write "0".		Be sure write "0".	to					

			770		and i togiot				
		7	6	5	4	3	2	1	0
ADAMOD1	bit Symbol	VREFON	I2AD	ADSCN	-	ADCH3	ADCH2	ADCH1	ADCH0
(0xFFFF_ F815)	Read/Write				R/	W			
	After reset	0	0	0	0	0	0	0	0
	Function	VREF application control 0 : OFF 1 : ON	IDLE 0 : Stop 1 : Active	Specify operation mode for channel scanning 0: 4ch scan 1: 8ch scan	Write "0".		Select analog	input channel.	
							$\bigcirc$		

A/D Mode Control Register 1


-	Selection of analog input	channel	
<scan></scan>	0		<u> </u>
	Fixed channel	Channel scanning	Channel scanning
<adch3.2, 0="" 1,=""></adch3.2,>		(ADSCN=0)	(ADSCN=1)
0000	ANA0	ANAO	ANAO
0001	ANA1	ANA0~ANA1	ANAO~ANA1
0010	ANA2	ANA0~ANA2	ANAO-ANA2
0011	ANA3	ANAO~ANA3	ANAO~ANA3
0100	ANA4	ANA4	ANAO~ANA4
0101	ANA5	ANA4~ANA5	ANA0~ANA5
0110	ANA6	ANA4~ANA6	ANA0~ANA6
0111	ANAZ	ANA4~ANA7	ANA0~ANA7
1000	ANA8	ANA8	ANA8
1001	ANA9	ANA8~ANA9	ANA8~ANA9
1010	ANA10	ANA8~ANA10	ANA8~ANA10
1011	ANA11	ANA8~ANA11	ANA8~ANA11
1100	ANA12	ANA12	ANA8~ANA12
1101	ANA13	ANA12~ANA13	ANA8~ANA13
1110 (7/\$	ANA14	ANA12~ANA14	ANA8~ANA14
	ANA15	ANA12~ANA15	ANA8~ANA15

Selection of analog input channel

(Note 1)	Before starting A/D conversion, write "1" to the <vrefon> bit, wait for 3 $\mu$s during which time the internal reference voltage should stabilize, and then write "1" to the ADMAOD0<ads> bit.</ads></vrefon>
(Note 2)	To go into standby mode upon completion of A/D conversion, set <vrefon> to "0."</vrefon>

Fig.15.3 Registers related to the A/D Converter

			A/D	Mode Con	trol Regist	ter 2			
		7	6	5	4	3	2	1	0
ADAMOD2	bit Symbol	EOCFHP	ADBFHP	HPADCE	-	HPADCH	13 HPADCH	2 HPADCH1	HPADCH0
(0xFFFF_ F816)	Read/Write	R	R				R/W		
	After reset	0	0	0	0	0	0	0	0
	Function	Top-priority AD conversion completion flag 0: Before or during conversion 1:Upon completion	Top-priority AD conversion BUSY flag 0: During conversion halts 1: During conversion	Activate top-priority conversion 0: Don't care 1: Start conversion. "0" is always read.	Write "0".	Select		nel when activating aversion.	top-priority
		DCH4,3.2, 4		chanr exe top- com A A A A A A A A A A A A A A A A A A A	og input nel when cuting priority version NA0 NA1 NA2 NA3 NA4 NA5 NA6 NA6 NA7 NA6 NA7 NA8 NA9 VA10 VA10 VA11 VA12 VA13 VA12 VA13 VA14 VA15				



		Lo	wer A/D C	Conversion	n Re	esult F	Regi	ister 0	8					
		7	6	5		4		3		2	1	0		
ADAREG08L	bit Symbol	ADR01	ADR00								OVR0	ADRORF		
(0xFFFF_F800)	Read/Write	F	२				R				R	R		
	After reset	(	)				1				0	0		
	Function	Store lowe	er 2 bits of	"1" is read.							Over RUN flag	A/D conversion		
		A/D conver	sion result.							$( \bigcirc$	0: Not generated	result storage flag		
										$\sim$	1: Generated	1: Presence of		
								$\sim$	((	7/^_		conversion result		
		Ur	oper A/D C	Conversion	n Re	esult F	Regi	ister 0	8	Y				
		7	6	5		4		_3	)	72	1	0		
ADAREG08H	bit Symbol	ADR09	ADR08	ADR07	Ā	DR06	.((	ADR05		ADR04	ADR03	ADR02		
(0xFFFF_F801)	Read/Write	R												
· _ /	After reset					6	0	$\supset$			5			
	Function													
					6	$\mathcal{I}_{\mathcal{I}}$				$\sim$	401			
		Lo	wer A/D C	Conversio	nRe	esult F	Regi	ister 1	9	$\overline{2}$				
	/	7	6	5		4		3		<u>2</u> )	1	0		
ADAREG19L	bit Symbol	ADR11	ADR10		$\succ$	>			$\widehat{}$		OVR1	ADR1RF		
(0xFFFF_F802)	Read/Write	F	र		$\langle \rangle$		R		//	))	R	R		
	After reset	(	)	4( )	>		1	$\sim$		)	0	0		
	Function	Store lowe	er 2 bits of	"1" is read.							Over RUNflag 0: Not	A/D conversion		
		A/D conver	sion result.	))				$\searrow$	/		generated	result storage flag		
				$\mathcal{D}$		~		$\searrow$			1: Generated	1: Presence of		
			$(( \hat{)})$		~							conversion result		
		G	$\langle \bigcirc$		~	12	$\sum$							
			oper A/D C	Conversion	n Re	esult F	Regi	ister 1	9					
	$\mathbb{A}$	$\sqrt{\gamma}$	9	5	77	4		3		2	1	0		
ADAREG19H	bit Symbol	ADR19	7 ADR18	ADR17	$\bigcirc$	DR16		ADR15		ADR14	ADR13	ADR12		
(0xFFFF_F803)	Read/Write						R							
	After reset				7		0							
	Function			Store up	oper	8 bits o	f A/D	) conve	rsior	result.				
		ク	9 8 3	7 6 5	4	3	2	1	0					
0	$\square$				$\overline{1}$		2							
	onverted chann	el X value												
			ADREGXH	i								EGxL		
		XX		<b>↓</b> 543	2	1 0		7	6	543				
		$\sim$	<u>, î</u> î				1		Ī			_		
	/		Y						-Į	$\sqrt{\sqrt{2}}$				
•	Values read f	rom bits 5 thr	ough 2 of Al	DAREG08L/	ADA	REG19	Lar	e always	s "1.	1	$\gamma$	_		

- Bit 0 of ADAREG08L/ADAREG19L is the A/D conversion result storage flag <ADRxRF>. This bit is set to "1" after an A/D converted value is stored. A read of a lower register (ADAREGxL) will set this bit to "0."
- Bit 1 of ADAREG08L/ADAREG19L is the over RUN flag <OVRx>. This bit is set to "1" if a conversion result is
  overwritten before both conversion result storage registers (ADAREGxH,ADAREGxL) are read. A read of a flag will
  clear this bit to "0."

Fig.15.4 Registers related to the A/D Converter

	-	Lo	wer A/D (	Conversio	n Resu	t Reg	jister 2	2A			<u>.</u>		
	/	7	6	5	4		3		2	1	0		
ADAREG2AL	bit Symbol	ADR21	ADR20							OVR2	ADR2RF		
(0xFFFF_F804)	Read/Write	F	R			R				R	R		
	After reset	C	)			1				0	0		
		Store lowe	er 2 bits of	"1" is read.					$\langle \rangle$	Over RUN flag	A/D conversion		
	<b>–</b> .:	A/D conver	sion result						$\geq$	0: Not generated.	result storage flag		
	Function									1: Generated.	1: Presence of		
									$\sim$	Ð	conversion result		
Upper A/D Conversion Result Register 2A													
		7	6	5	4		3		2	1	0		
ADAREG2AH	bit Symbol	ADR29	ADR28	ADR27	ADR	26	ADR25		DR24	ADR23	ADR22		
(0xFFFF_F805)	Read/Write	,				R/	Ň		,				
	After reset		$\mathbf{c}$										
	Function	Store upper 8 bits of A/D conversion result											
		Lo	wer A/D (	Conversio	n Resu	t Reg	jister 3	BB <					
		7	6	5	( 4	$\sum$	3		2	A.	0		
ADAREG3BL (0xFFFF_F806)	bit Symbol	ADR31	ADR30							OVR3	ADR3RF		
	Read/Write	F	R	<		R			$\leq \rangle \rangle$	R	R		
	After reset	C			$\searrow$	1	(	$\overline{A}$		0	0		
		Store lowe		"1" is read.	$\searrow$			V.	))	Over RUN flag	A/D conversion		
	Function	A/D conver	sion result	$\langle \langle \rangle$	$\geq$	1		$\sim$		0: Not generated	result storage flag		
	Function				4	$\langle \langle \cdot \rangle$				1: Generated	1: Presence of		
			((	$\sim$		$\sim$	$\geq$ /	7			conversion result		
				$\bigcirc$			$\searrow$						
			oper A/D (	Conversio	n Resu	t Reg	jister 3	3B					
		7	6	5	4		3		2	1	0		
ADAREG3BH	bit Symbol	ADR39	ADR38	ADR37	ADR	36	ADR35	A	DR34	ADR33	ADR32		
(0xFFFF_F807)	Read/Write					R							
	After reset	$ \rightarrow                                   $	$\subseteq$	~ ((	7/	0							
	Function		7	Store u	pper 8 bit	s of A/	D conve	ersion r	esult				
			9 8	7 6 5	4 :	32	1	0					
Co	nverted channe				7								
00													
		ЛĀ	DREGXH							ADR	EGxL		
				5 4 3	2 1	0	7	6 5	4 3		0		
$\sim$	(())								$\Lambda$				
		$\land$ (	$\mathbb{P}^{\mathbb{A}}$	7				-Ľ	$\nabla \nabla$				
Values	read from bits	5 through 2	ADAREG	2AL/ADARF	G3BL are	alwav	's "1."			γ			
• Bit 0 d	of ADAREG2A	L/ADAREG3	BL is the A	/D conversi	on result	storag	e flag ·		:RF>. It	is set to "1	' after an A/		
	ed value is stor												

- converted value is stored. A read of a lower register (ADAREGxL) will set this bit to "0."
  Bit 1 of ADAREG2AL/ADAREG3BL is the over RUN flag <OVRx>. It is set to "1" if a conversion result is overwritten before both conversion result storage registers (ADAREGxH,ADAREGxL) are read. A read of a flag will clear this bit to "0."
- When reading conversion result storage registers, first read upper registers and then read lower registers.

Fig.15.5 Registers related to the A/D Converter

		Lo	wer A/D C	Conversio	on Resu	ılt Reg	jister 4	С			
	/	7	6	5	4		3		2	1	0
ADAREG 4 CL	bit Symbol	ADR41	ADR40							OVR4	ADR4RF
(0xFFFF_F808)	Read/Write	F	र			R				R	R
	After reset	(	)			1				0	0
	Function	Store lowe A/D conve	er 2 bits of rsion result	"1" is read.						Over RUN flag 0: Not generated 1: Generated	A/D conversion result storage flag 1: Presence of conversion result
	Upper A/D Conversion Result Register 4C										
	$\sim$	7	6	5	4		3	-	2	1	0
ADAREG4CH	bit Symbol	ADR49	ADR48	ADR47	ADF		ADR45		ADR44	ADR43	ADR42
(0xFFFF_F809)	Read/Write	7.21110	7.21(10			R/		$\mathbf{r}$			
· _ /	After reset					0	$( \ )$	$\geq$			
	Function			Store	upper 8 b	its of A	/D conve	rsion	result		V
		Lo	wer A/D C			((//	$\wedge$	~	> ((		
	$\sim$	7	6	5		$\rightarrow$	3		2	44/	0
	bit Symbol	, ADR51	ADR50			Ì.	0		7	OVR5	ADR5RF
ADAREG5DL (0xFFFF_F80A)	Read/Write	F		<	$\left\{\left( \right)\right\}$	R		(	(	R	R
	After reset	(		$\frown$	$\overline{/}$	<u> </u>			, 9	0	0
	Function	Store lowe A/D conver	er 2 bits of rsion result	"1" is read.				()	)	Over RUN flag 0: Not generated 1: Generated	A/D conversion result storage flag 1: Presence of conversion result
		Up	oper A/D C	Conversio	on Resu	ilt Reg	jister 5	D			
		7	(6))	5		$\square$	3		2	1	0
ADAREG5DH	bit Symbol	ADR59	ADR58	ADR57	ADF	256	ADR55		ADR54	ADR53	ADR52
(0xFFFF_F80B)	Read/Write	$\sim (0)$	75)			R					
	After reset	$\int$	$\mathcal{D}$	((	77	0					
	Function		7	Store	upper 8 b	its of A	/D conve	ersion	result		
• Valu	iverted channe ues read from to 0 of ADAREG	bits 5 through	2 of ADARE		2 1 AREG5D		7 7 ways "1.			ADRI	
conv	erted value is s	stored. A read	of a lower r	egister (AD	OREGxL)	will set	this bit t	o "0."			

• Bit 1 of ADAREG4CL/ADAREG5DL is the over Run flag <OVRx>. It is set to "1" if a conversion result is overwritten before both conversion result storage registers (ADAREGxH,ADAREGxL) are read. A read of a flag will clear this bit to "0."

• When reading conversion result storage registers, first read upper registers and then read lower registers.

		Lo	wer A/D C	Conversio	n Res	ult Reg	ister 6	E			
		7	6	5	4	4	3		2	1	0
ADAREG6EL	bit Symbol	ADR61	ADR60								ADR6RF
(0xFFFF_F80C)	Read/Write	F	र	R						R	R
	After reset	(	)			1				0	0
		Store lowe	er 2 bits of	"1" is read	1.				$\langle$	Over RUN flag	A/D conversion
		A/D conve	rsion result						$\geq$	0: Not generate	result storage flag
	Function									1: Generate	1: Presence of
									$\sim$	<u>ש</u>	conversion result
	<b>_</b>	Up	oper A/D C	onversio	n Res	ult Reg	ister 6	E	$\bigcirc$	*	
		7	6	5	4	1	3		2	1	0
ADAREG6EH	bit Symbol	ADR69	ADR68	ADR67	AD	R66	ADR65	$\sim$	ADR64	ADR63	ADR62
(0xFFFF_F80D)	Read/Write					R		$\sim$			
	After reset					Q		$\supset$		11	$\geq$
	Function			Store u	ipper 8 l	oits of A/	D conve	ersion	result	(2)	
		Lo	wer A/D C	Conversio	n Res	ult Reg	ister 7	F <	> (		
		7	6	5		4	3		2		0
ADAREG7FL	bit Symbol	ADR71	ADR70							OVR7	ADR7RF
(0xFFFF_F80E)	Read/Write	F	र	$\langle$		→  R		(	$\leq$	R	R
	After reset	(	)		$\bigcirc$	1		$\overline{()}$		0	0
		Store lowe	er 2 bits of	"1" is read			(	$\bigtriangledown$	5)	Over RUN flag	A/D conversion
		A/D conve	rsion result	$\sim \sim$		F	$\sim$	$\leq$	)	0: Not generate	result storage flag
	Function				~					1: Generate	1: Presence of
			((	$\sim$				)			conversion result
I				$\rightarrow$			$\checkmark$			ļ	Tesuit
		Up	oper A/D C	Conversio	n Res	ult Reg	ister 7	F			
	//	7	(6))	5	$\sim$	1	3		2	1	0
ADAREG7FH	bit Symbol	ADR79	ADR78	ADR77	AD	R76	ADR75	5	ADR74	ADR73	ADR72
(0xFFFF F80F)	Read/Write		75		$\sim$	R					
· _ /	After reset	$\sim$	$ \rightarrow $	((	771	0					
	Function	15	7	Store u	pper 8	oits of A/	D conve	ersion	result		
		$\sim$			$\bigcirc$						
			9 8 7	6 5	$\frac{4}{7}$	3 2		0			
C	onverted chanr	nel x value									
		Ē		$\rightarrow$							
	$\sim$	/) A	DAREGxH	Ļ			Ļ			ADAR	
			7 6 5	5 4 3	2 1	0		<u>65</u>	543 7	$\frac{2}{\sqrt{1}}$	0
$\langle \rangle$	(())			>				$\rangle$	$\langle   X   \rangle$		
		( )	$\square$	· ·		·		Ľ	~ ~	$\gamma$	$\neg$
Value	a road from hit	o Elthrough 0									
	s read from bit of ADAREG6									11 to 1 to 1	1411 'C A (=

- converted value is stored. A read of a lower register (ADAREGxL) will set this bit to "0."
- Bit 1 of ADAREG6EL/ADAREG7FL is the over Run flag <OVRx>. It is set to "1" if a conversion result is overwritten before both conversion result storage registers (ADAREGxH,ADAREGxL) are read. A read of a flag will clear this bit to "0."
- When reading conversion result storage registers, first read upper registers and then read lower registers.

		Lo	wer A/D C	onversio	n Res	sult Re	egis	ter SF	)		
	/	7	6	5		4		3	2	1	0
ADAREGSPL	bit Symbol	ADRSP1	ADRSP0							OVRSP	ADRSPRF
(0xFFFF_F810)	Read/Write	F	र		R					R	R
	After reset	(	)				1			0	0
	Function		er 2 bits of rsion result	"1" is read						Over RUN flag 0: Not generate 1: Generate	A/D conversion result storage flag 1: Presence of conversion result
		Up	oper A/D C	onversio	n Res	sult Re	egis	ter SF			
		7	6	5		4		3	) 2	1	0
ADAREGSPH	bit Symbol	ADRSP9	ADRSP8	ADRSP7	AD	RSP6	A	DRSP5	ADRSP4	ADRSP3	ADRSP2
(0xFFFF_F811)	Read/Write		R								
	After reset						0				$\checkmark$
	Function			Store u	pper 8	bits of	A/D	conver	sion result	5 >	
Function     Store upper 8 bits of A/D conversion result       9     8     7     6     5     4     3     2     0       Converted channel x value     9     8     7     6     5     4     3     2     1     0       ADREGxH     7     6     5     4     3     2     1     0											

Lower A/D Conversion Result Register SP

- Values read from bits 5 through 2 of ADAREGSPL are always "1." .
- Bit 0 of ADAREGSPL is the A/D conversion result storage flag <ADRxRF>. It is set to "1" after an A/D converted value is stored. A read of a lower register (ADAREGSPL) will set this bit to "0."
- Bit 1 of ADAREGSPL is the over RUN flag <OVRx>. It is set to "1" if a conversion result is overwritten before both conversion result storage registers (ADAREGxH,ADAREGxL) are read. A read of a flag will clear this bit to "0."
- When reading conversion result storage registers, first read upper registers and then read lower registers.

		7	6	5	5 4 3 2							1		0
ADACOMREG L	bit Symbol	ADR21	ADR20											
(0xFFFF_F812)	Read/Write	R/W							R					
	After reset	(		0										
	Function	A/D conve	er 2 bits of rsion result arison	"0" is read.					6		$\sum$	2		
								$\overline{\langle}$		(/ ))				


Lower A/D Conversion Result Comparison Register

		Upper A	A/D Conve	ersion Res	ult Compa	rison Register		
	/	7	6	5	4	3 2	1	0
DACOMREGH	bit Symbol	ADR29	ADR28	ADR27	ADR26	ADR25 ADR24	ADR23	ADR22
0xFFFF_F813)	Read/Write				R	M V	7	$\geq$
	After reset					0	$\Delta$	
	Function		S	tore upper 8	bits of A/D co	onversion result compari	son	
	(Note)	To set o disable	or change d (ADAM	e a value in OD3 <adc< td=""><td>n this regi )BSV&gt; = "</td><td>ster, the AD monit 0").</td><td>or functior</td><td>ı must be</td></adc<>	n this regi )BSV> = "	ster, the AD monit 0").	or functior	ı must be
		) Sz(						

## Upper A/D Conversion Result Comparison Register

## 15.2 Conversion Clock

•The conversion time is calculated by the 46 conversion clock at the minimum (conversion clock  $\leq$  40MHz).



Example: If fsys = fc = 54 MHz (46 conversion clock at the minimum)

fc	prescaler	tconv.(Conversion time)
54MHz	1	No setting available (Note)
	1/2	1.7us
	1/4	3.4us

Note) The maximum conversion clock is 40MHz.

#### Variable S/H time

Conversion clock	S/H time	tconv.(conversion time)
27MHz	Conversion clk*8 (0.3us)	1.7us
(fc=54)	Conversion clk*16 (0.6us)	2.0us
	Conversion clk*24 (0.9us)	2.3us
	Conversion clk*32 (1.2us)	2.6us
	Conversion clk*64 (2.4us)	3.8us
	Conversion clk*128 (4.7us)	6.1us
	Conversion clk*512 (19.0us)	20.4us

#### ADCLK & conversion time per typical oscillators

fosc (MHz)	fsys (MHz)	ADCLK (MHz)	tconv (conversion time) (46ADCLK)(uSec)	Note
13.5	54.0	xxxx	Хххх	No setting for ADC is available
10.0	40.0	40.0	1.15	Gear 1/1
8.0	32.0	32.0	1.44	Gear 1/1
13.5	27.0	27.0	1.70	Clock gear 1/2
10.0	20.0	20.0	2,30	Clock gear 1/2
8.0	16.0	16.0	( 2.88	Clock gear1/2
13.5	13.5	13.5	3.41	Clock gear 1/4
10.0	10.0	10.0	4.60	Clock gear 1/4
8.0	8.0	8.0	5.75	Clock gear 1/4

* We specify 8.0 MHz, 10.0 MHz and 13.5 MHz as the typical oscillators.

"Please do not change the analog to digital conversion clock setting in the analog to digital translation.

### **15.3 Description of Operations**

### 15.3.1 Analog Reference Voltage

The "H" level of the analog reference voltage shall be applied to the VREFH pin, and the "L" level shall be applied to the VREFL pin. By writing "0" to the ADAMOD1<VREFON> bit, a switched-on state of VREFH - VREFL can be turned into a switched-off state. To start A/D conversion, make sure that you first write "1" to the <VREFON> bit, wait for 3 µs during which time the internal reference voltage should stabilize, and then write "1" to the ADMOD0<ADS> bit.

#### 15.3.2 Selecting the Analog Input Channel

How the analog input channel is selected is different depending on A/D converter operation mode used.

- (1) Normal A/D conversion mode
- If the analog input channel is used in a fixed state (ADAMOD0<SCAN>="0"):

One channel is selected from analog input pins AINA0 through AINA15 by setting

ADAMOD1<ADCH3 to 0> to an appropriate setting.

- If the analog input channel is used in a scan state (ADAMOD0<SCAN>="1"):
   One scan mode is selected from 16 scan modes by setting ADAMOD1 <ADCH3 to 0> and ADSCN to appropriate settings.
- (2) Top-priority A/D conversion mode

One channel is selected from analog input pins AINA0 through AINA15 by setting ADAMOD2 < HPADCH3 to 0> to an appropriate setting.

After a reset, ADMOD0<SCAN> is initialized to "0" and ADAMOD1<ADCH3:0> is initialized to "0000." This initialization works as a trigger to select a fixed channel input through the ANAO pin. The pins that are not used as analog input channels can be used as ordinary input ports.

If top-priority A/D conversion is activated during normal A/D conversion, normal A/D conversion is discontinued, top-priority A/D conversion is executed and completed, and then normal A/D conversion is resumed.

Example: A case in which repeat-scan conversion is ongoing at channels AINA0 through AINA3 with ADAMOD0<REPEAT : SCAN> set to "11" and ADAMOD1<ADCH3:0> set to 0011, and top-priority A/D conversion has been activated at AINA15 with ADAMOD2<HPADCH3:0>=1111:

Top-priority A/D conversion is activated.

1	/							
Conversion (	Ch0	Ch1	Ch2	Ch15	Ch2	Ch3	Ch0	
		CIT	UIZ	OHIS	Onz	CIIS		
Ch 7	/							_

### 15.3.3 Starting A/D Conversion

Two types of A/D conversion are supported: normal A/D conversion and top-priority A/D conversion. Normal A/D conversion is software activated by setting ADAMOD0<ADS> to "1." Top-priority A/D conversion is software activated by setting ADAMOD2<HPADCE> to "1." 4 operation modes are made available to normal A/D conversion. In performing normal A/D conversion, one of these operation modes must be selected by setting ADAMOD0<2:1> to an appropriate setting. For top-priority A/D conversion, only one operation mode can be used: fixed channel single conversion mode. Normal A/D conversion can be activated using the HW activation source selected by ADAMOD4<ADHS>, and top-priority A/D conversion can be activated using the HW activation source selected by ADAMOD4<HADHS>. If this bit is "0," normal and top-priority A/D conversions are activated in response to the input of a falling edge through the ADTRG pin. If this bit is "1," normal A/D conversion is activated in response to TB9RG0 generated by the 16-bit timer 1, and top-priority A/D conversion is still valid even after H/W activation has been authorized.

(Note) When an external trigger is used for the HW start source of a top priority A/D conversion, an external trigger cannot usually be set for HW activation of A/D conversion.

When normal A/D conversion starts, the A/D conversion Busy flag (ADAMOD0<ADBF>) showing that A/D conversion is under way is set to "1." When top-priority A/D conversion starts, the A/D conversion Busy flag (ADAMOD2<ADBFHP>) showing that A/D conversion is under way is set to "1." At that time, the Busy flag for normal A/D conversion retains the value that had been set before top-priority conversion started. The value of the conversion completion flag EOCFN for normal A/D conversion before the start of top-priority A/D conversion can also be retained.

(Note) Normal A/D conversion must not be reactivated when top-priority A/D conversion is under way. Otherwise, the top-priority A/D conversion completion flag cannot be set, and the flag for previous normal A/D conversion cannot be cleared.

To reactivate normal A/D conversion, a software reset (ADAMOD4 < ADRST1:0 > ) must be performed before starting A/D conversion. The HW activation method must not be used to reactivate normal A/D conversion.

If ADAMOD2<HPADCE is set to "1" during normal A/D conversion, ongoing A/D conversion is discontinued and top-priority A/D conversion starts; specifically, A/D conversion (fixed channel single conversion) is executed for a channel designated by ADMOD2<3:0>. After the result of this top-priority A/D conversion is stored in the storage register ADAREGSP, normal A/D conversion is resumed.

If HW activation of top-priority A/D conversion is authorized during normal A/D conversion, ongoing A/D conversion is discontinued when requirements for activation using a resource are met, and top-priority A/D conversion (fixed channel single conversion) starts for a channel designated by ADAMOD2<3:0>. After the result of this top-priority A/D conversion is stored in the storage register ADAREGSP, normal A/D conversion is resumed.

#### 15.3.4 A/D Conversion Modes and A/D Conversion Completion Interrupts

For A/D conversion, the following four operation modes are supported. For normal A/D conversion, an operation mode can be selected by setting ADAMOD0<2 : 1> to an appropriate setting. For top-priority A/D conversion, the fixed channel single conversion mode is automatically selected, irrespective of the ADAMOD0<2. 1> setting.

- Fixed channel single conversion mode
- Channel scan single conversion mode
- Fixed channel repeat conversion mode
- Channel scan repeat conversion mode
- (1) Normal A/D conversion

An operation mode is selected with ADMOD0<REPEAT, SCAN>. As A/D conversion starts, ADAMOD0<ADBFN> is set to "1." When specified A/D conversion is completed, the A/D conversion completion interrupt (INTAD) is generated, and ADMOD0<EOCF> showing the completion of A/D conversion is set to "1." If <REPEAT>="0," <ADBFN> returns to "0" concurrently with the setting of EOCF. If <REPEAT> is set to "1," <ADBFN> remains at "1" and A/D conversion continues.

① Fixed channel single conversion mode

If ADAMOD0 <REPEAT, SCAN> is set to "00," A/D conversion is performed in the fixed channel single conversion mode.

In this mode, A/D conversion is performed once for one channel selected. After A/D conversion is completed, ADAMOD0<EOCF> is set to "1," ADAMOD0<ADBF> is cleared to "0," and the interrupt request INTAD is generated. <EOCF> is cleared to "0" upon read.

2 Channel scan single conversion mode

If ADAMOD0 < REPET, SCAN> is set to "01," A/D conversion is performed in the channel scan single conversion mode.

In this mode, A/D conversion is performed once for each scan channel selected. After A/D scan conversion is completed, ADAMOD0<EOCF> is set to "1," ADAMOD0<ADBF> is cleared to "0," and the interrupt request INTAD is generated. <EOCF> is cleared to "0" upon read.

③ Fixed channel repeat conversion mode

If ADAMOD0<REPEAT, SCAN> is set to "10," A/D conversion is performed in fixed channel repeat conversion mode.

In this mode, A/D conversion is performed repeatedly for one channel selected. After A/D conversion is completed, ADAMOD <EOCF> is set to "1." ADAMODO <ADBF> is not cleared to "0." It remains at "1." The timing with which the interrupt request INTAD is generated can be selected by setting ADAMODO <ITM1:0> to an appropriate setting. <EOCF> is set with the same timing as this interrupt INTAD is generated.

<EOCF> is cleared to "0" upon read.

With <ITM1:0> set to "00," an interrupt request is generated each time one A/D conversion is completed. In this case, the conversion results are always stored in the storage register ADAREG08. After the conversion result is stored, EOCF changes to "1."

With <ITM1:0> set to "01," an interrupt request is generated each time four A/D

conversion are completed. In this case, the conversion results are sequentially stored in storage registers ADAREG08 through ADAREG3B. After the conversion results are stored in ADAREG3B, <EOCF> is set to "1," and the storage of subsequent conversion results starts from ADAREG08. <EOCF> is cleared to "0" upon read.

With <ITM1:0> set to "10," an interrupt request is generated each time eight A/D conversions are completed. In this case, the conversion results are sequentially stored in storage registers ADAREG08 through ADAREG7F. After the conversion results are stored in ADAREG7F, <EOCF> is set to "1," and the storage of subsequent conversion results starts from ADAREG08.

④ Channel scan repeat conversion mode

If ADAMOD0 <REPEAT, SCAN> is set to "11," A/D conversion is performed in the channel scan repeat conversion mode.

In this mode, A/D conversion is performed repeatedly for a scan channel selected. Each time one A/D scan conversion is completed, ADAMOD0 <EOCF> is set to "1," and the interrupt request INTAD is generated. ADAMOD0 <ADBF> is not cleared to "0." It remains at "1." <EOCF> is cleared to "0" upon read.

To stop the A/D conversion operation in the repeat conversion mode (modes described in ③ and ④ above), write "0" to ADMODO <REPEAT>. When ongoing A/D conversion is completed, the repeat conversion mode terminates, and ADMODO <ADBF> is set to "0." Before switching from one mode to standby mode (such standby modes as IDLE, STOP, etc.), check that A/D conversion is not being executed. If A/D conversion is under way, you must stop it or wait until it is completed.

(2) Top-priority A/D conversion

Top-priority A/D conversion is performed only in fixed channel single conversion mode. The ADAMODO<REPEAT, SCAN> setting has no relevance to the top-priority A/D conversion operations or preparations. As activation requirements are met, A/D conversion is performed only once for a channel designated by ADAMOD2<HPADCH3:0>. After the A/D conversion is completed, the top-priority A/D conversion completion interrupt is generated, ADAMOD 2<EOCFHP> is set to "1," and <ADBFHP> returns to "0." The EOCFHP Flag is cleared upon read.

		Сŀ	perations			
Conversion mode	Interrupt	EOCF	ADBF		ADAMOD0	
	generation	setting timing	(after the	ITM1:0	REPEAT	SCAN
	timing	(see Note)	interrupt is	~		
			generated)			
Fixed channel	After	After	0	<u> </u>	0	0
single conversion	conversion is	conversion is		-(	)	
	completed	completed			$\mathcal{D}$	
Fixed channel	Each time one	After one	1	00	1	0
repeat conversion	conversion is	conversion is				
	completed	completed		$\frown$		
	Each time four	After four	1	01		
	conversions are completed	conversions are completed				
	•	•	- 4		$\mathcal{A}(\mathcal{N})$	>
	Each time eight	After eight conversions		10	$\mathcal{I}$	-
	conversions	are completed	(// s)	~ (	$\bigcirc$	
	are completed	are completed			$\langle \mathcal{I} \rangle$	
Channel scan	After scan	After scan	0		Q	1
single conversion	conversion is	conversion is		$\overline{(C_{\alpha})}$		
	completed	completed	$\sim$		/	
Channel scan	Each time one	Each time one	2 1	(7/4)	1	1
repeat conversion	scan	scan		$\nabla \overline{\mathcal{T}}$		
	conversion is	conversion is				
	completed	completed				

Relationships between A/D Conversion Modes, Interrupt Generation Timings and Flag Operations

(Note) EOCF is cleared upon read.

#### 15.3.5 High-priority Conversion Mode

By interrupting ongoing normal A/D conversion, top-priority A/D conversion can be performed. Top-priority A/D conversion can be software activated by setting ADAMOD2<HPADCE> to "1" or it can be activated using the HW resource by setting ADAMOD4<7:6> to an appropriate setting. If top-priority A/D conversion has been activated during normal A/D conversion, ongoing normal A/D conversion is interrupted, and single conversion is performed for a channel designated by ADAMOD2<3:0>. The result of single conversion is stored in ADAREGSP, and the top-priority A/D conversion interrupt is generated. After top-priority A/D conversion is completed, normal A/D conversion is resumed; the status of normal A/D conversion immediately before being interrupted is maintained. Top-priority A/D conversion activated while top-priority A/D conversion is under way is ignored.

For example, if channel repeat conversion is activated for channels ANA0 through ANA8 and if <HPADCE> is set to "1" during ANA3 conversion, ANA3 conversion is suspended, and conversion is performed for a channel designated by <HPADC3:0>. After the result of conversion is stored in ADAREGSP, channel repeat conversion is resumed, starting from ANA3.

#### 15.3.6 A/D Monitor Function

If ADAMOD3<ADOBSV> is set to "1," the A/D monitor function is enabled. If the value of the conversion result storage register specified by REGS<3:0> becomes larger or smaller ("larger" or "smaller" to be designated by ADOBIC) than the value of a comparison register, the A/D monitor function interrupt is generated. This comparison operation is performed each time a result is stored in a corresponding conversion result storage registers assigned to perform the A/D monitor function are usually not read by software, overrun flag <OVRn> is always set and the conversion result storage flag <ADRnRF> is also set. To use the A/D monitor function, therefore, a flag of a corresponding conversion result storage register must not be used.

### 15.3.7 Storing and Reading A/D Conversion Results

A/D conversion results are stored in upper and lower A/D conversion result registers for normal A/D conversion (ADAREG08H/L through ADARG7FH/L).

In fixed channel repeat conversion mode, A/D conversion results are sequentially stored in ADAREG08H/L through ADAREG7FH/L. If <ITM1:0> is so set as to generate the interrupt each time one A/D conversion is completed, conversion results are stored only in ADAREG08H/L. If <ITM1:0> is so set as to generate the interrupt each time four A/D conversions are completed, conversion results are sequentially stored in ADAREG08H/L through ADAREG3BH/L.

Table 15.1 shows analog input channels and related A/D conversion result registers.

		A/D conve	ersion result register	
Analog input channel (port A)	Conversion modes other than shown to the right	Fixed channel repeat conversion mode (every one conversion)	Fixed channel repeat conversion mode (every four conversions)	Fixed channel repeat conversion mode (every eight conversions)
ANA0	ADAREG08H/L	ADAREG08H/L fixed	ADAREG08H/←	
ANA1	ADAREG19H/L			$(\land)$
ANA2	ADAREG2AH/L			ADAREG08H/
ANA3	ADAREG3BH/L		ADAREG3BH/	
ANA4	ADAREG4CH/L		ADAREGODI/	
ANA5	ADAREG5DH/L			$\downarrow$
ANA6	ADAREG6EH/L		$\langle \rangle$	
ANA7	ADAREG7FH/L			ADAREG7EH/
ANA8	ADAREG08H/L		$( \neg \land \land )$	ADAILEONTI
ANA9	ADAREG19H/L		$(\vee / )) \land$	$(\bigcirc)$
ANA10	ADAREG2AH/L	C		
ANA11	ADAREG3BH/L	(		
ANA12	ADAREG4CH/L		$\sim$ (C	$\bigcirc$
ANA13	ADAREG5DH/L			
ANA14	ADAREG6EH/L			$\bigcirc$
ANA15	ADAREG7FH/L	$\langle \langle \rangle \rangle$		
		400		

Table 15.1 Analog Input Channels and Related A/D Conversion Result Registers

### 15.3.8 Data Polling

To process A/D conversion results without using interrupts, ADAMOD0<EOCF> must be polled. If this flag is set, conversion results are stored in a specified A/D conversion result register. After confirming that this flag is set, read that conversion result storage register. In reading the register, make sure that you first read upper bits and then lower bits to detect an overrun. If OVRn is "0" and ADRnRF is "1" in lower bits, a correct conversion result has been obtained.

# 16. Watchdog Timer (Runaway Detection Timer)

The TMP19A63 has a built-in watchdog timer for detecting runaways.

The watchdog timer (WDT) is for detecting malfunctions (runaways) of the CPU caused by noises or other disturbances and remedying them to return the CPU to normal operation. If the timer detects a runaway, it generates a non-maskable interrupt to notify the CPU.

By connecting the output of the watchdog timer to a reset pin (inside the chip), it is possible to force the watchdog timer to reset itself.

### 16.1 Configuration

Fig. 16.1 shows the block diagram of the watchdog timer.





Fig. 16.1 Block Diagram of the Watchdog Timer

## 16.2 Watchdog Timer Interrupt

The watchdog timer consists of the binary counters that are arranged in 22 stages and work using the  $f_{SYS/2}$  system clock as an input clock. The outputs produced by these binary counters are  $2^{15}$ ,  $2^{17}$ ,  $2^{19}$  and  $2^{21}$ . By selecting one of these outputs with WDMOD <WDTP1:0>, a watchdog timer interrupt can be generated when an overflow occurs, as shown in Fig. 16.2.1. Because the watchdog timer interrupt is a non-maskable interrupt factor, NMIFLG <WDT> at the INTC performs a task of identifying it.



### 16.3 Control Registers

The watchdog timer (WDT) is controlled by two control registers WDMOD and WDCR.

#### 16.3.1 Watchdog Timer Mode Register (WDMOD)

① Specifying the detection time of the watchdog timer <WDTP1: 0>

This is a 2-bit register for specifying the watchdog timer interrupt time for runaway detection. When a reset is effected, this register is initialized to WDMOD <WDTP1, 0 > = "00." 16.3.1.1 shows the detection time of the watchdog timer.

#### ② Enabling/disabling the watchdog timer <WDTE>

When reset, WDMOD <WDTE> is initialized to "1" and the watchdog timer is enabled.

To disable the watchdog timer, this bit must be set to "0" and, at the same time, the disable code (B1H) must be written to the WDCR register. This dual setting is intended to minimize the probability that the watchdog timer may inadvertently be disabled if a runaway occurs.

To change the status of the watchdog timer from "disable" to "enable," set the <WDTE> bit to "1."

③ Watchdog timer out reset connection <RESCR>

This is a register for specifying the connection of non-maskable interrupt (INTWDT) or an internal reset after a runaway is detected. As a reset initializes this setting to WDMOD <RESCR>="0" and non-maskable interrupt is specified. Refer to the part of NMIFLG register in Chapter 6 "Interrupt".




Fig. 16.3.1.1 Watchdog Timer Mode Register

0

1

Disable

Enable

#### 16.3.2 Watchdog Timer Control Register (WDCR)

This is a register for disabling the watchdog timer function and controlling the clearing function of the binary counter.

• Disabling control

By writing the disable code (B1H) to this WDCR register after setting WDMOD <WDTE> to "0," the watchdog timer can be disabled.

WDMOD	$\leftarrow 0 $	Clears WDTE to "0".	
WDCR	$\leftarrow$ 1 0 1 1 0 0 0 1	Writes the disable code (B1H).	

Enable control

Set WDMOD <WDTE> to "1".

Watchdog timer clearing control

Writing the clear code (4EH) to the WDCR register clears the binary counter and allows it to resume counting.

WDCR  $\leftarrow$  0 1 0 0 1 1 1 0 Writes clear code (4EH).

(Note) Writing the disable code (BIH) clears the binary counter.

			$C \wedge$	$\land$	*								
	/	7	6 5	4	3	2	1	0					
WDCR	bit Symbol	(											
0xFFFF_FA01)	Read/Write												
STEFF_FAUT)	After reset	( )	$) \sim (7/4 -$										
	Function	B1H; WI	31H ; WDT disable code										
		4EH : WI	DT clear code										
		Others: In	valid										
	$ \land \land$												
		This regis	ter is exclusively for writi	ng. Each bit is i	read as "0".								
$\sim$	$\langle \bigcirc \rangle$	$\bigcirc$			[	Disable &	clear of WD	т					
		$\land$	$( ) \vee$		B1H	Disab	le code						
					4EH Clear code								
					Others	s —							
	$\geq$												

Fig. 16.3.2.1 Watchdog Timer Control Register

### 16.4 Operation Description

The watchdog timer generates the INTWDT interrupt after a lapse of the detection time specified by the WDMOD <WDTP1, 0> register. Before generating the INTWD interrupt, the binary counter for the watchdog timer must be cleared to "0" using software (instruction). If the CPU malfunctions (runs away) due to noise or other disturbances and cannot execute the instruction to clear the binary counter, the binary counter overflows and the INTWD interrupt is generated. The CPU is able to recognize the occurrence of a malfunction (runaway) by identifying the INTWD interrupt and to restore the faulty condition to normal by using a malfunction (runaway) countermeasure program. Additionally, it is possible to resolve the problem of a malfunction (runaway) of the CPU by connecting the watchdog timer out pin to reset pins of peripheral devices.

The watchdog timer begins operation immediately after a reset is cleared.

In STOP mode, the watchdog timer is reset and in an idle state. When the bus is open  $(\overline{BUSAK} = "L")$ , it continues counting. In IDLE mode, its operation depends on the WDMOD <I2WDT> setting. Before putting it in IDLE mode, WDMOD <I2WDT> must be set to an appropriate setting, as required.

#### Examples:

① To clear the binary counter	
7 6 5 4 3 2 1 0	
WDCR $\leftarrow 0 \ 1 \ 0 \ 0 \ 1 \ 1 \ 0 \ V$	Writes the clear code (4EH).
② To set the detection time of the	e watchdog timer to 2 ¹⁸ /f _{SYS}
$\begin{array}{rrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr$	
	$\mathcal{A}$
③ To disable the watchdog timer	~
$\begin{array}{c} 7 \ 6 \ 5 \ 4 \ 3 \ 2 \ 1 \ 0 \\ \hline \\ WDMOD \ \leftarrow \ 0 \ - \ - \ - \ - \ - \ 0 \end{array}$	Clears WDTE to "0".
	Writes the disable code (B1H).

# **17. ROM correction function**

This chapter describes the ROM correction function built into the TMP19A63.

#### 17.1 Features

- Using this function, eight-word data per one register can be replaced for 12 registers.
- If an address (lower 5 bit is "don't care" bits) written to the address register matches an
  address generated by the PC or DMAC, ROM data is replaced by data generated by the
  ROM correction data register which is established in a RAM area assigned to the above
  address register.
- ROM correction is automatically authorized by writing an address to each address register.
- If ROM correction cannot be executed using eight-word data due to a program modification or for other reasons, it is possible to place a "jump-to-RAM" instruction in a data register in a RAM area and to correct ROM data in that RAM area.

#### **17.2** Description of Operations

By setting in the address register ADDREGn a physical address (including a projection area) of the ROM area to be corrected, ROM data can be replaced by data generated by a data register in a RAM area assigned to ADDREGn. The ROM correction function is automatically enabled when an address is set in ADDREGn, and it cannot be disabled. After a reset, the ROM correction function is disabled. Therefore, to execute ROM correction with the initialization after a reset is cleared, it is necessary to set an address in ADDREG. As an address is set in ADDREG, the ROM correction function is enabled for this register. If the CPU has the bus authority, ROM data is replaced when the value generated by the PC matches that of the address register. If the DMAC has the bus authority, ROM data is replaced when a source or destination address generated by the DMAC matches the value of the address register. For example, if an address is set in ADDREGO and ADDREG3, the ROM correction function is enabled for this area; match detection is performed on these registers, and data replacement is executed of there is a match. Data replacement is not executed for ADDREG1, ADDREG2, and ADDREG4 through ADDREG7. Although the bit <31:5> exists in address registers, match detection is performed on A<20:5>. Internally the data replacement is executed after the match detection of the ROMCS signal showing a ROM area and ROM correction circuitry.

If eight-word data is replaced, an address for ROM correction can be established only on an eight-word boundary, and data is replaced in units of 32 bytes. If only part of 32-byte data must be replaced with different data, the addresses that do not need to be replaced must be overwritten with the same data as the one existing prior to data replacement.

Register	ADDREGn and RAM area		Number of words
ADDREG0	0xFFFF_DE80 0xFFFF_DE9F	-	8
ADDREG1	0xFFFF_DEA0 0xFFFF_DEBF	-	8
ADDREG2	0xFFFF_DEC0 0xFFFF_DEDF	-	8
ADDREG3	0xFFFF_DEE0 0xFFFF_DEFF	-	8
ADDREG4	0xFFFF_DF00 0xFFFF_DF1F	-	8
ADDREG5	0xFFFF_DF20 0xFFFF_DF3F	2	8
ADDREG6	0xFFFF_DF40 0xFFFF_DF5E	Z	) 8 (
ADDREG7	0xFFFF_DF60 0xFFFF_DF7F	5	8
ADDREG8	0xFFFF_DF80 0xFFFF_DF9F	-	8
ADDREG9	0xFFFF_DFA0 0xFFFF_DFBF	-	8
ADDREGA	0xFFFF_DFC0 0xFFFF_DFDF	-	8
ADDREGB	0xFFFF_DFE0 0xFFFF_DFFF	-	8
(( )			

ADDREGn registers and RAM areas assigned to them are as follows:

(Note 1): The instruction affected by ROM correction under ROM protection is activated by RAM. Therefore, the instruction corrected by ROM can specify neither conditions of the ROM reading nor the DMAC. To enable all the instructions, the ROM must be unprotected.

(Note 2) ROM correction to ROM area ignores the upper address specified by an address register and decodes the address [19:5].




Fig. 17.1 ROM correction system diagram

## 17.3 Registers

	(1) Address	registers									
		7	6	5	4	3	2	1	0		
ADDREG0	Symbol						$\langle$				
(0xFFFF_E540)	Read/Write		R/W	-			R	_			
	After reset	0	0	0	1	1	1	1	1		
		15	14	13	12	11	10	) 🖓 9	8		
	Symbol							)			
	Read/Write				R/	/W((					
	After reset	0	0	0	0	0	()	0	0		
		23	22	21	20	19	18	17	16		
	Symbol						Y				
	Read/Write				R/	W	/				
	After reset	0	0	0	0 🔨	0	0		0		
		31	30	29	28	27	26	25	24		
	Symbol										
	Read/Write			<u>.</u>		Ŵ)	> ((				
	After reset	0	0	0	$\langle \rangle$	0	~ _0	~~/0))	0		
							$\sim$				
		7	6	5	4	3	2	1	0		
ADDREG1	Symbol			$\sim$	$\sim$		SA				
(0xFFFF_E544)	Read/Write		R/W		$\overline{}$	$\bigcap$	7 R				
	After reset	0	0	0	> 1	1	))1	1	1		
		15	14	(13)	12		/ 10	9	8		
	Symbol										
	Read/Write		$( \cap$	$\mathcal{A}$	R/	w ))					
	After reset	0	0	)) 0	0	0	0	0	0		
		23	22	21	20	19	18	17	16		
	Symbol		$\left( \left( \begin{array}{c} \\ \end{array}\right) \right)$								
	Read/Write		$\bigcirc$		R/	W					
	After reset	0		0 🗸	0	0	0	0	0		
		31//	))30	29	28	27	26	25	24		
	Symbol										
	Read/Write	1	, <	$\sum N$	)) R/	W					
	After reset	0	0	0	0	0	0	0	0		
			$\langle \langle \langle \langle \rangle \rangle$								
	$\sim$ $\sim$	7	6	5	4	3	2	1	0		
ADDREG2	Symbol			$\sim$							
(0xFFFF_E548)	Read/Write	7	R/W				R				
	After reset	0	01	0	1	1	1	1	1		
$\sim$	(())	15	14	13	12	11	10	9	8		
	Symbol	$\wedge$ ((				l					
	Read/Write	$( \land	$\bigcirc$		R/	W					
	After reset	0	0	0	0	0	0	0	0		
		23	22	21	20	19	18	17	16		
	Symbol		V.								
	Read/Write				R/	W					
	After reset	0	0	0	0	0	0	0	0		
		31	30	29	28	27	26	25	24		
	Symbol			-	-	ı	-	-			
	Read/Write				R/	W					
	After reset	0	0	0	0	0	0	0	0		
		-		-	-	-	-		-		

			r						1		
		7	6	5	4	3	2	1	0		
ADDREG3	Symbol										
(0xFFFF_E54C)	Read/Write	-	R/W	-			R				
	After reset	0	0	0	1	1	1	1	1		
		15	14	13	12	11	10	9	8		
	Symbol										
	Read/Write		-			/W	$-(\bigcirc$		-		
	After reset	0	0	0	0	0		0	0		
	-	23	22	21	20	19	18	17	16		
	Symbol					$ \land ($	(// ))				
	Read/Write					/W					
	After reset	0	0	0	0	0	0	0	0		
		31	30	29	28	27	26	25	24		
	Symbol	R/W									
	Read/Write	0	0	0	0	0	0		0		
	After reset	0	0	0	0				0		
		7	0						0		
		7	6	5	4	)) 3	2		0		
ADDREG4	Symbol		<b>-</b> 44/	(				4 <i>0</i> /~			
(0xFFFF_E550)		0	R/W	0		4	R		4		
	After reset	0 15	0 14	0 13	1 12	1 11	10	1 9	1 8		
		10	14	13				9	0		
	Symbol					<u> (</u>					
	Read/Write	0	0					0	0		
	After reset	0 23	0 22	21	0 20	19	0 18	0 17	0 16		
	Quarter	23			20	19	10	17	10		
	Symbol Read/Write	RW									
	After reset	0	0	D o	R	0	0	0	0		
	Allel lesel	31	30	29	28	27	26	25	24		
	Cumb ol	51	$\left( \begin{array}{c} 30 \end{array} \right)$	29	20	21	20	25	24		
	Symbol Read/Write		$\sim$	~		/W					
	After reset		<u>)</u> 0	0		0	0	0	0		
	Alter leset		<del></del>			0	0	0	0		
			6 <	5	) 4	3	2	1	0		
	Cumb al		0	1 2 -	// 4	$\sim$	$\sim$		$\sim$		
ADDREG5	Symbol Read/Write		RAW								
(0xFFFF_E554)	After reset	0	0	0	1	1	R 1	1	1		
	Aller lesel	15	14	13	12	11	10	9	8		
		15	14	10	12		10	9	0		
	Symbol Read/Write					////					
$\sim$	After reset	0	0	0	0 0	/W0	0	0	0		
	Aller lesel	23	22	21	20	19	18	17	16		
	Cumb al			21	20	19	10	17	10		
	Symbol Read/Write	$\bigvee$	$\subseteq$		л -	/W					
		0	0	0	0 R	0	0	0	0		
	After reset	31	30	29	28	27	26	25	24		
	Symbol	JI	30	23	20	21	20	20	24		
	Symbol Road/Write				л	ΛΛ/					
	Read/Write After reset	0	0	0	0 0	/W0	0	0	0		
	Aller lesel	U	U	U	U	U	U	U	U		

		7	6	5	4	3	2	1	0		
ADDREG6	Symbol				/						
(0xFFFF_E558)	Read/Write		R/W	1		1	R				
	After reset	0	0	0	1	1	1	1	1		
		15	14	13	12	11	10	9	8		
	Symbol										
	Read/Write					/W	$-\bigcirc$				
	After reset	0	0	0	0	0	0	0	0		
		23	22	21	20	19		17	16		
	Symbol					((					
	Read/Write			1		/W		· · · · ·			
	After reset	0	0	0	0	0	0	0	0		
		31	30	29	28	27	26	25	24		
	Symbol										
	Read/Write					<u>/w</u>	1				
	After reset	0	0	0	0	0	0	0	0		
		_	_		(a)				_		
		7	6	5	4//	) 3	2((		0		
ADDREG7	Symbol							197 <del>1/</del> -			
(0xFFFF_E55C)	Read/Write		R/W		R						
	After reset	0	0	0	1	1	$(\Delta)$	1	1		
		15	14	13	12	11	10)	9	8		
	Symbol				$\searrow$	$-\left( \Omega \right)$	7				
	Read/Write				-	/w \\/					
	After reset	0	0	0	0	0	0	0	0		
	-	23	22	21	20	19	18	17	16		
	Symbol										
	Read/Write	-				<u>w</u>			-		
	After reset	0	0	0	0	0	0	0	0		
		31	30	29	28	27	26	25	24		
	Symbol				$\langle e \rangle$						
	Read/Write	0				/w	0		0		
	After reset		)) 0	0	0	0	0	0	0		
						0	0	4	0		
			6 <	5	) 4	3	2	1	0		
ADDREG8	Symbol	<	-	$\rightarrow$							
(0xFFFF_E560)	Read/Write	0	Ŕ/W		4	4	R		4		
	After reset		0	0 13	1 12	1	1	1	1		
		15	14	13	12	11	10	9	8		
	Symbol					0.67					
<u>^</u>	Read/Write	0		0		/W	0	0	0		
	After reset	0	22	0 21	0 20	0 19	0 18	0 17	0 16		
		23	22	21	20	19	10	17	10		
	Symbol	$(\bigcirc)$				0.07					
	Read/Write					/W	0		0		
	After reset	0	0 30	0 29	0 28	0 27	0 26	0 25	0		
~		31	30	29	20	21	20	20	24		
	Symbol					AA/					
	Read/Write		0			/W	0		0		
	After reset	0	0	0	0	0	0	0	0		

-											
		7	6	5	4	3	2	1	0		
ADDREG9	Symbol										
(0xFFFF_E564)	Read/Write		R/W	1		1	R				
	After reset	0	0	0	1	1	1	1	1		
		15	14	13	12	11	10	9	8		
	Symbol										
	Read/Write					/W					
	After reset	0	0	0	0	0		0	0		
		23	22	21	20	19	18	17	16		
	Symbol						(// 5)				
	Read/Write	0	0	-		/W		0	0		
	After reset	0 31	0 30	0 29	0	0	0	0	0		
		31	30	29	28	27	26	25	24		
	Symbol Read/Write R/W										
	Read/Write	0	0	0	0	0	0		0		
l	After reset	0	0	0	0		0		0		
		7	C	F					0		
		7	6	5	4	)) 3	2		0		
	Symbol		<b>D</b> 444	(				401-			
(0xFFFF_E568)	Read/Write	0	R/W				R		4		
	After reset	0 15	0	0 13	1	1		1 9	1		
	Questi el	ID	14	13	IZ.	11		9	8		
	Symbol			$-(\bigcirc$		A (7)	<u></u>				
	Read/Write After reset	0	0	0			20	0	0		
	Aller Tesel	0 23	22	21	20	19	18	0 17	0 16		
	Sumbol	23			- _Ž 0(	19	10	17	10		
	Symbol Read/Write	RW									
	After reset	0	0	V o	.0	0	0	0	0		
	Aller Teset	31	30	29	28	27	26	25	24		
,	Symbol	51	$\left( \begin{array}{c} 0 \\ 0 \end{array} \right)$	25	40	21	20	20	27		
	Read/Write	6	$\sum$	~		/w					
	After reset		<u>)</u> 0	0		0	0	0	0		
	7		<del>))</del> –			Ŭ	Ū	Ū	Ŭ		
			6 <	5	) 4	3	2	1	0		
ADDREGB	Symbol		U	<u> </u>		$\sim$		-	$\sim$		
(0xFFFF_E56C)	Read/Write	$\langle \rangle$	R/W				L N				
(0/1111_2000)	After reset	0	0	0	1	1	1	1	1		
		15	14	13	12	11	10	9	8		
	Symbol		$\wedge$	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			10	Ū	Ū		
	Read/Write		1		R	/W					
$\sim$	After reset	0	0	0	0	0	0	0	0		
		23 (	22	21	20	19	18	17	16		
	Symbol										
	Read/Write	$\sim$	$\subseteq$		R	/W					
	After reset	0	0	0	0	0	0	0	0		
$\sim$		31	30	29	28	27	26	25	24		
	Symbol					·					
	Read/Write				R	/W					
	After reset	0	0	0	0	0	0	0	0		
			, v	, v	, v	, v	, v	. ·			

- (Note 1) Data cannot be transferred by DMA to the address register. However, data can be transferred by DMA to the RAM area where data for replacement is placed. The ROM correction function supports data replacement for both CPU and DMA access.
- (Note 2) Writing back the initial value "0x00" allows data at the reset address to be replaced.

## 18. Key-on Wake Up

#### 18.1 Outline

- The TMP19A63 has 8 key inputs, KEY0 to KEY7, which can be used for releasing the STOP mode or for external interrupts. Note that interrupt processing is executed with one interrupt factor for the 8 inputs. Each key input can be configured to be used or not, by programming (KWUPSTn).
- The active state of each input can be configured to the rising edge, the falling edge, the high level or the low level, by programming (KWUPSTn).
- An interrupt request is cleared by programming the key interrupt status register KWUPST in the interrupt processing.
- The key input pins have pull-up functions, which can enable/disable the pull-up function by programming the key pull-up control register PKPUP. This programming is needed for each of 32 inputs.

#### 18.2 Key-on Wakeup Operation

The TMP19A63 has 8 key input pins, KEY0 to KEY7. Program the IMCGD<KWUPEN>register in the CG to determine whether to use the key inputs for releasing the STOP mode or for normal interrupts. Setting <KWUPEN> to "1" causes all the key inputs, KEY0 to KEY7, to be used for interrupts for releasing the STOP mode. Program KWUPSTn<KEYnEN> to enable or disable interrupt inputs for each key input pin. Also, program KWUPSTn<KEYn1: KEYn0> to define the active state of each key input pin to be used. Detection of key inputs is carried out in the KWUP block, and the detection results are notified to the IMCGD register in the CG as the active high level. Therefore, program IMCGD<EMCGC1:C0> to "01" to determine the detection level to the high level. The results of detection in the CG are also notified to the interrupt controller INTC as the active high level. Therefore, program the INTC to "01" to define the corresponding interrupt as the high level. Setting IMCGD<KWUPEN> to 0 (default) configures all the input pins, KEY0 to KEY7 to the normal interrupts. In this case, you don't have to make settings at the CG, but just specify the INTC detection level to the high level. Program KWUPSTn in the same way to enable or disable each key input and define their active states. Reading KWUPST during interrupt processing clears all the key interrupt requests.

(Note)If two or more key inputs are generated, all the key input requests will be cleared by clearing the interrupt request that corresponds to the first key input. The interrupt request generated after the interrupt to be cleared produces another key interrupt.

## 18.3 Pull-up function

Each key input has the pull-up function. By setting PKPUP<KEYPUP0:7> to "1", each bit of key input KEY0 through KEY7 can be pulled up.

Cautions on Use of Key Inputs With Pull-up Enabled

A) When you make the first setting after turning the power ON

- 1) Make a setting of PKPUP (<PKnUP>="1")
- 2) Set KWUPSTn<KEYnEN> to "1" for the key input to be used.
- 3) Wait until the pull-up operation is completed.
- 4) Set KWUPSTn that corresponds to KEYn input to define the active state of the key input to be used.
- 5) Read KWUPST to clear interrupt requests.
- 6) Set CG and INTC (see chapter 6 for the procedure).

B) To change the active state of a key input during operation

- 1) Disable key interrupts by setting IMC3<ILD2:D0> to "000" at the INTC.
- 2) Change the active state by setting KWUPSTn that corresponds to KEYn input to be changed.
- 3) Clear interrupt requests by reading KWUPST.
- 4) Enable the key interrupt at the INTC. Set IMC3<ILD2:D0> to a desired level.

C) To enable a key input during operation

- 1) Disable key interrupts by setting IMC3<ILD2:D0> to "000" at the INTC.
- 2) Set KWUPSTn<KEYnEN> to "1" for the KEYn input to be used.
- 3) Wait until the pull-up operation is completed.
- 4) Set the active state by setting KWUPSTn that corresponds to KEYn input to be used.
- 5) Read KWUPST to clear interrupt requests.
- 6) Enable key interrupts at the INTC. (Set IMC3<ILD2:D0> to a desired level).

Cautions on Use of Key Inputs With Pull-up Disabled

- A) When you make the first setting after turning the power ON
- 1) Set PKPUP (<PKnUP>="1").
- 2) Set the active state by setting KWUPSTn that corresponds to KEYn input to be used.
- 3) Clear interrupt requests by reading KWUPST.
- 4) Set KWUPSTn<KEYnEN> to "1" for the KEYn input to be used.
- 5) Set CG and INTC (see chapter 6 for the procedure).

B) To change the active state of a key input during operation

- 1) Disable key interrupts at the INTC (IMC3<ILD2:D0>=000).
- 2) Change the active state by setting KWUPSTn that corresponds to KEYn input to be changed.
- 3) Read KWUPST to clear interrupt requests.
- 4) Enable key interrupts at the INTC. (Set IMC3<ILD2:D0> to a desired level).

C) To enable a key input during operation

- 1) Disable key interrupts at the INTC (IMC3<ILD2:D0>=000).
- 2) Set the active state by setting KWUPSTn that corresponds to KEYn input to be used.
- 3) Read KWUPST to clear interrupt requests.
- 4) Set KWUPSTn<KEYnEN> to "1" for the KEYn input to be used.
- 5) Enable key interrupts at the INTC (IMC3<ILD2:D0> to a desired level).

	7	6	5	4	3	2	1	0	
Bit Symbol	PK7UP	PK6UP	PK5UP	PK4UP	PK3UP	PK2UP	PK1UP	PK0UP	
Read/Write		R/W							
After reset	0	0	0	0	0	0	0	0	
Function	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up	
	0: Off	0: Off	0: Off	0: Off	0: Off	0: Off	0: Off	0: Off	
	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	1:Pull-Up	
	Read/Write After reset	Read/Write       After reset     0       Function     Pull-up       0: Off	Bit Symbol     PK7UP     PK6UP       Read/Write        After reset     0     0       Function     Pull-up     Pull-up       0: Off     0: Off	Bit Symbol     PK7UP     PK6UP     PK5UP       Read/Write	Bit Symbol         PK7UP         PK6UP         PK5UP         PK4UP           Read/Write	Bit Symbol         PK7UP         PK6UP         PK5UP         PK4UP         PK3UP           Read/Write	Bit Symbol         PK7UP         PK6UP         PK5UP         PK4UP         PK3UP         PK2UP           Read/Write           R/W          R/W <td>Bit Symbol         PK7UP         PK6UP         PK5UP         PK4UP         PK3UP         PK2UP         PK1UP           Read/Write        </td>	Bit Symbol         PK7UP         PK6UP         PK5UP         PK4UP         PK3UP         PK2UP         PK1UP           Read/Write	

Port K Pull-up	Control Register PKPUP
----------------	------------------------

## 18.4 KEY input detection

 <KWUPSTn> Active State Definition You can choose one of the active state of each KEYn input from H/L level or rising/ falling edge with KWUPSTn<KEYn1:0>. KEYn input active state detection is always in operation.

	/	7	6	5	4	3	2	1	0
KWUPST0	bit Symbol		/	KEY01	KEY00				KEY0EN
(0xFFFF_F900)	Read/Write	F	र	R/	W		R		R/W
	After reset	0	0	1	0	0	0	0	0
	Function			Define the I	KEY0		$\langle \rangle$		KEY0
				active state					interrupt
				00: "L" leve				$\geq$	input
				01: "H" leve			$\sim$	2	
				10: Falling	-	~ ((	7/5		0: Disable
		7	0	11: Rising e				4	1: Enable
		7	6	5	4	3	2	1	0
KWUPST1	bit Symbol			KEY11	KEY10				KEY1EN
(0xFFFF_F901)	Read/Write		२	R/	/		R		R/W
	After reset	0	0	1	0 (		0	0	0
	Function			Define the I			0	$\leq \langle \rangle$	KEY1
				active state	1771	$\sim$			interrupt
				00: "L" leve		)) .	$\circ$ (C		input
				01: "H" leve 10: Falling				$\zeta$	0: Disable
				11: Rising e			$\bigcirc$		1: Enable
	$\sim$	7	6	5	4	3	(2)	1	0
KWUPST2	bit Symbol	-	$\sim$	KEY21	KEY20	$\checkmark$	$\rightarrow$	-	KEY2EN
(0xFFFF_F902)	Read/Write	F	2	R	- V		R		R/W
	After reset	0	0		0	0	2 o	0	0
	Function			Define the I	KEY2				KEY2
				active state					interrupt
				00: "L" leve		$\searrow$			input
				01: "H" leve		$\sim$			
		(	$( \land )$	10: Falling					0: Disable
	_			11: Rising e					1: Enable
		10	6	5 _	4	3	2	1	0
KWUPST3	bit Symbol	$ \longrightarrow $		KEY31	KEY30				KEY3EN
(0xFFFF_F903)	Read/Write		2		W		R		R/W
	After reset	0_7	0		0	0	0	0	0
	Function	$\leq$		Define the I					KEY3
		$\searrow$		active state					interrupt
	$\sim / $			00: "L" leve					input
	7 //2		$\wedge$	01: "H" leve 10: Falling					0: Disable
/			(	10. Failing 6 11: Rising 6	-				1: Enable
$\sim$ (	()			TT. Ribling C	Jugo				T. Ellable
	$\bigcirc$	$\wedge (c$	$\sim \sim$						
		$( \land	)						
	/								
		$\sim$	>						

		7	6	5	4	3	2	1	0
KWUPST4	bit Symbol	$\sim$		KEY41	KEY40	$\sim$			KEY4EN
(0xFFFF_F904)	Read/Write	F	2		W		R		R/W
· _ /	After reset	0	0	1	0	0	0	0	0
	Function			Define the I	KEY0		<		KEY4
				active state					interrupt
				00: "L" leve	I		$(\bigcirc$		input
				01: "H" leve	el			) ·	
				10: Falling	edge	(	$\overline{\gamma}_{\wedge}$		0: Disable
				11: Rising e		$ \land (($	// 5)		1: Enable
		7	6	5	4	3		1	0
KWUPST5	bit Symbol			KEY51	KEY50	$\underline{\gamma}$			KEY5EN
(0xFFFF_F905)	Read/Write	F	र	R/	W		) R		R/W
	After reset	0	0	1	0	0	0	0	0
	Function			Define the I	KEY5 📿	$\langle \rangle$		$\langle \rangle$	KEY5
				active state			52		interrupt
				00: "L" leve			$\sim$ (C	$) \sim$	input
				01: "H" leve	$\frown$	) '		$\mathcal{V}\mathcal{N}$	
				10: Falling				70/	0: Disable
	/			11: Rising e		<u> </u>	$\langle \rangle$		1: Enable
		7	6	5/(	4	3	$\begin{pmatrix} 2 \\ \end{pmatrix}$	1	0
KWUPST6	bit Symbol			KEY61	KEY60				KEY6EN
(0xFFFF_F906)	Read/Write	F		R/	W		R		R/W
	After reset	0	0		0	0	0	0	0
	Function			Define the I	/ <				KEY6
				active state					interrupt
				00: "L" leve		$\sim$			input
				01: "H" leve		$\sim$			0: Disable
		(	$\left( \begin{array}{c} \\ \end{array} \right)$	10: Falling 11: Rising e					1: Enable
		7	6	5	4	3	2	1	0
KWUPST7	hit Cumhal	$\sqrt{7}$		6	KEY70	$\sim$		_	
(0xFFFF_F907)	bit Symbol Read/Write	$\sum  \nabla$		KEY71	W		R		KEY7EN R/W
(UXFFFF_F907)	After reset		0 <		0	0	0	0	0
	Function		0	Define the		0	0	0	KEY7
	Function	$\leq$		active state					interrupt
		$\searrow$		00: "L" leve					input
	$\langle \rangle \rangle$			01: "H" leve					mpar
	7/1/2		$\wedge$	10: Falling					0: Disable
	$\sim$		(	11: Rising e					1: Enable
$\sim$ (	())								
	$\bigcirc$	$\wedge (c$	$\sim \sim$						
		$( \land							
		$\sim$	>						
$\sim$									

#### 18.5 Detection of Key Input Interrupts and Clearance of Requests

When KEYnEN is set to 1 and an active signal is input to KEYn, the KEYINTn channel that corresponds to KWUPST is set to "1," indicating that an interrupt is generated. The KWUPST is the read-only register. Reading this register clears the corresponding bit that has been set to "1".

If the active state is set to the high or low level, the corresponding bit of the KWUPINTn register remains "1" after it is read, unless the external input is withdrawn.

				lenupi Sia	lus Registe		<u> </u>		
		7	6	5	4	ŝ	2	1	0
	bit Symbol	KEYINT7	KEYINT6	KEYINT5	KEYINT4	KEYINT3	KEYINT2	KEYINT1	KEYINT0
)	Read/Write				F	2	Y		
	After reset	0	0	0	0	0	0	$\bigcirc$	0
	Function	KEY7 Interrupt 0::Not	KEY6 Interrupt 0::Not	KEY5 Interrupt 0::Not	KEY4 Interrupt 0::Not	KEY3 Interrupt 0::Not	KEY2 Interrupt 0::Not	KEY1 Interrupt 0::Not	KEY0 Interrupt 0::Not
		generated							
		1:Generated							

## KEY Interrupt Status Register: KWURST

KWUPST (0xFFFF_F910)

## 19. Table of Special Function Registers

Special function registers are allocated to an 8K-byte address space from FFFFE000H to FFFFFFFH.

- [1] Port registers
- [2] Watchdog timer
- [3] 32-bit timer ( TMRC )
- [4] I²CBUS/ serial channel (SBI)
- [5] UART/ serial channel (SIO/UART)
- [6] 10-bit A/D converter(ADC)
- [7] Key On Wake-up (KWUP)
- [8] Watchdog timer (WDT)
- [9] Interrupt controller(INTC)
- [10] DMA controller (DMAC)
- [11] Chip select/ wait controller
- [12] FLASH control
- [13] ROM correction
- [14] INTUNIT
- [15] Clock generator (CG)
- (Note 1)

The endian setting has no effect on registers that mapped to the addresses from 0xFFFF_F000 to 0xFFFF_FFF. The register addresses from 0xFFFF_E000 to 0xFFFF_EFFF are changed by the endian setting.

(Note 2)

For continuous 8-bit long registers, 16- or 32-bit access is possible. The use of 16- or 32-bit access requires that an even-number address be accessed and that an even-number address does not contain undefined areas.

## 1. Little endian

## [1] PORT registers

ADR	Register		ADR	Register		ADR	Register		ADR	Register
	name			name			name			name
FFFFF000H	P0		FFFFF010H	P1		FFFFF020H	P2	~	FFFFF030H	P3
1H	P0CR		1H	P1CR		1H	P2CR		1H	P3CR
2H	P0FC1		2H	P1FC1		2H	P2FC1		2H	P3FC1
3H 4H			3H	P1FC2		3H	P2FC2	(	3H 4H	
			4H			4H		/	$\langle \cdot \rangle$	
5H 6H			5H 6H			5H 6H	. ((	7)	5H 6H	
0H 7H			6н 7Н			0H 7H	$\sim$		) 7H	
8H			8H			8H			8H	
он 9Н			он 9Н			он 9Н		$\geq$	он 9Н	
AH			AH			AH		-	AH	
BH			BH			ВН			BH	P3PUP
CH			CH			СН	$\langle - \checkmark \rangle$		СН	
DH			DH			рн			DH	
EH			EH			(EH	P2IE		())EH-	P3IE
FH			FH			EH		>	(FH)	
					1		/		90	/
ADR	Register		ADR	Register		ADR	Register	~	ADR	Register
ABR	name		ABR	name	$\langle$		name	$\langle \rangle$		name
FFFFF040H	P4		FFFFF050H	P5	(	FFFFF060H	P6		FFFFF070H	P7
1H	P4CR		1H	P5CR		1Н	P6CR	$\sum$	1H	
2H	P4FC1		2H	P5FC1		2H	P6FC1		2H	
3H			3H			7 /зн			3H	
4H			4H		$\geq$	4H			4H	
5H			5H	(())		5H			5H	
6H			6H			6H			6H	
7H			7H	$\sim$ $\sim$		7H			7H	
8H			8H	$\bigcirc$		8H			8H	
9H			9H			9H.			9H	
AH		_	( ( / AH)			AH			AH	
BH	P4PUP		ВН	/	(	BH			BH	
СН			CH	$\sim$	$\left( \right)$	()) СН			СН	
DH		$\langle \rangle$	ФН			ОН СН			DH	
EH	P4IE		EH	P5IE	Δ	EH	P6IE		EH	P7IE
FH			FH FH			- FH			FH	
		. 1			P					
ADR	Register	乃	ADR	Register		ADR	Register		ADR	Register
FFFFFAAAL	name			name			name		FFFFFFFFFFF	name
FFFFF080H	P8		FFFFF090H	P9		FFFFF0A0H	PA		FFFFF0B0H	PB
1H			/HL	$\gamma \sim$		1H			1H	PBCR
2H	$\geq$		2H 3H	))		2H 3H			2H 3H	PBFC1
3H										reserved
4H			4H			4H			4H	
5H 6H	$\sim$		5H 6H			5H 6H			5H 6H	
он 7Н			6н 7Н			он 7Н			6н 7Н	
7H 8H			7H 8H			7H 8H			7H 8H	
он 9Н			оп 9Н			он 9Н			оп 9Н	
9H AH			9H AH			9H AH			9H AH	
BH			BH			BH			BH	
СН			CH			CH			CH	
DH			DH			DH			DH	
EH	P8IE		EH	P9IE		EH	PAIE		EH	PBIE
FH			FH			FH			FH	
L					1					

ADR	Register		ADR	Register		ADR	Register		ADR	Register
ADK	name		ADK	name		ADK	name		ADK	name
FFFFF0C0H	PC		FFFFF0D0H	PD		FFFFF0E0H	PE		FFFFF0F0H	PF
1H	PCCR		1H	PDCR		1H	PECR		1H	PFCR
2H	PCFC1		2H	PDFC1		2H	PEFC1	/	2H	PFFC1
3H	reserved		3H	reserved		3H	reserved		3H	PFFC2
4H			4H			4H			AH S	
5H 6H			5H 6H			5H 6H	6	1	5H 6H	
7H			011 7H			7H	$\langle \langle \rangle$		) 7H	
8H			8H			8H		/ /	8H	
9H			9H			9H		$\geq$	9H	
AH			AH			AH	PEOD	~	AH	PFOD
BH			BH			BH			BH	
СН			СН			СН			ССН	$\searrow$
DH			DH			DH	PESEL		DH	PFSEL
EH	PCIE		EH	PDIE			PEIE	~		PFIE
FH			FH			FH		ľ,	, Гн	/
ADR	Register		ADR	Register	I	ADR	Register		ADR	Register
ADK	name		ADK	name	~	ADR	name			name
FFFFF100H	PG		FFFFF110H	PH		FFFF120H	PI		FFFFF130H	PJ
1H	PGCR		1H	PHCR		1H	PICR	$ \cap $	1H	PJCR
2H	PGFC1		2H	PHFC1		2H	PIEC1	$\mathcal{I}$	2H	PJFC1
3H	PGFC2		3H	PHFC2		3H	PIFC2		3H	PJFC2
4H 5H			4H		$\geq$	4H 5H			4H	
он 6Н			5H 6H	(())		5H 6H			5H 6H	
7H			7H			∧ 7H	$\sim$		7H	
8H			8H			8H			8H	
9H			9H	$\bigcirc$		He			9H	
AH	PGOD		( AHA	PHOD		AH	PIOD		AH	PJOD
BH		$\left( \right)$	ВН	)	$\langle \rangle$	BH			BH	
CH	//	r	CH	$\sim$	((	CH			CH	
DH	PGSEL	/	DH	PHSEL		О ОН	PISEL		DH	PJSEL
EH FH	PGIE		EH FH	PHIE	A	EH FH	PIIE		EH FH	PJIE
									111	
ADR	Register		ADR	Register	2	ADR	Register		ADR	Register
	name	Ĵ		name			name			name
FFFFF140H	PK		FFFFF150H	PL		FFFFF160H	PM		FFFFF170H	PN
્યમ	PKCR		11	PLCR		1H	PMCR		1H	PNCR
2H	PKFC1		(2H	PLFC1		2H	PMFC1		2H	PNFC1
3H			3म	PLFC2		3H			3H	PNFC2
4H 5H			4H 5H			4H 5H			4H 5H	
5H 6H	$\supset$		5н 6Н			5H 6H			5H 6H	
7H			7H			7H			7H	
8H			8H			8H			8H	
9H			9H			9H			9H	
AH			AH	PLOD		AH			AH	PNOD
BH	PKPUP		BH			BH			BH	
CH			CH			CH			CH	
DH			DH	PLSEL		DH			DH	PNSEL
EH FH	PKIE		EH FH	PLIE		EH FH	PMIE		EH FH	PNIE
	1		111		I		1		111	

ADR	Register name	ſ	ADR	Register name	ſ	ADR	Register name			
FFFFF180H P	P0		FFFFF190H	PP		FFFFF1A0H	PQ			
1H F	POCR		1H	PPCR		1H	PQCR			
2H <b>r</b>	reserved		2H	reserved		2H	PQFC1			
3H <b>r</b>	reserved		3H	reserved		3H				
4H			4H			4H		Â		
5H			5H			5H			- )P	
6H			6H			6H				
7H		-	7H			7H	~ ((	7/	2	
8H			8H			8H		$\bigcirc$	)	
9H			9H			9H				
AH			AH			AH		$\sum$		
BH		-	BH		-	BH			$\frown$	
CH DH n	wa a a wu ca d		CH	<b>NOOD</b>		CH DH				
	reserved POIE		DH EH	reserved PPIE		EH	PQIE			$\checkmark$
FH F	POIE		FH	PPIE		(FH)	POIE		$\leq$	
FI1		L	FII				)) <	>	(O)	
[2] 16-bit time	er				-			_ <	- 401	
ADR	Register		ADR	Register	(	ADR	Register	P,	ADR	Register
	name			name	へ		name		$\mathcal{D}$	name
	TB00RUN		FFFFF210H	TB01RUN		FFFFF220H	TB02RUN	$\sim$	FFFFF230H	TB03RUN
	TB00CR		1H	TB01CR		1H	TB02CR	$\langle \rangle$	1H	TB03CR
	TB00MOD		2H	TB01MOD		2H	TB02MOD		2H	TB03MOD
	TB00FFCR		3H	TB01FFCR		3H	TB02FFCR		3H	TB03FFCR
	TB00ST		4H	TB01ST	>	4H	TB02ST		4H	TB03ST
	TB00IM		5H	TB01IM		5H	TB02IM		5H	TB03IM
	TB00UCL		6H	TB01UCL		6H	TB02UCL		6H	TB03UCL
	TB00UCH		7H	TB01UCH	-	7H	TB02UCH	-	7H	TB03UCH
	TB00RG0L		8H	TB01RG0L		8H	TB02RG0L		8H	TB03RG0L
	TB00RG0H		9H	TB01RG0H		9H	TB02RG0H		9H	TB03RG0H
	TB00RG1L	_		TB01RG1L		AĤ	TB02RG1L		AH	TB03RG1L
	TB00RG1H		ВН	TB01RG1H	6	BH	TB02RG1H	-	BH	TB03RG1H
	TB00CP0L		CH	TB01CP0L		CH	TB02CP0L		CH	TB03CP0L
	TB00CP0H TB00CP1L	$\checkmark$	DH	TB01CP0H TB01CP1L			TB02CP0H TB02CP1L		DH EH	TB03CP0H TB03CP1L
	TB00CP1L TB00CP1H		FH	TB01CP1L TB01CP1H		FH	TB02CP1L TB02CP1H		FH	TB03CP1L TB03CP1H
	I BOUCF III					<u>r</u> F11	TB02CF III		F11	TBUSCEIII
	Register	Γ		Register			Register	1 1		Register
ADR	name	力	ADR	name		ADR	name		ADR	name
FFFFF240H T	B04RUN		FFFFF250H	TB05RUN	1	FFFFF260H	TB06RUN		FFFFF270H	TB07RUN
~	B04CR		/H	TB05CR		1H	TB06CR		1H	TB07CR
	B04MOD			TB05MOD		2H	TB06MOD		2H	TB07MOD
	B04FFCR		3H	TB05FFCR		3H	TB06FFCR		3H	TB07FFCR
	B04ST	ľ	4H	TB05ST		4H	TB06ST	1	4H	TB07ST
	B04IM		5,H	TB05IM		5H	TB06IM		5H	TB07IM
	B04UCL		6H	TB05UCL		6H	TB06UCL	1	6H	TB07UCL
7H T	B04UCH		7H	TB05UCH		7H	TB06UCH		7H	TB07UCH
8H T	B04RG0L	ſ	8H	TB05RG0L		8H	TB06RG0L	1	8H	TB07RG0L
9Н Т	B04RG0H		9H	TB05RG0H		9H	TB06RG0H		9H	TB07RG0H
AH T	B04RG1L		AH	TB05RG1L		AH	TB06RG1L	1	AH	TB07RG1L
BH T	B04RG1H		BH	TB05RG1H		BH	TB06RG1H		BH	TB07RG1H
CH T	B04CP0L		СН	TB05CP0L		СН	TB06CP0L		СН	TB07CP0L
DH T	B04CP0H		DH	TB05CP0H		DH	TB06CP0H	1	DH	TB07CP0H
			EH	TB05CP1L		EH	TB06CP1L	í l	EH	TB07CP1L
EH T	B04CP1L	ļ	E11	1 BOOOT 1E		=				

FFFF280H         TB03RUN TH         FFFF280H         TB03RUN TB03RUN TB03RCR         FFFF280H         TB03RUN TB03RUN TB03RCR           2H         TB03ROD 3H         TB03ROD 3H         TB03ROD 3H         TB03RDN TB03RCD         FFFF280H         TB03RUN TB03RCD           3H         TB03ROD 3H         TB03ROD 3H <th>ADR</th> <th>Register name</th> <th></th> <th>ADR</th> <th>Register name</th> <th></th> <th>ADR</th> <th>Register name</th> <th></th> <th>ADR</th> <th>Register name</th>	ADR	Register name		ADR	Register name		ADR	Register name		ADR	Register name
H         TB0CR         H         TB00MOD         H         TB00MOD         H         TB0ARD         H         TB0ARD           3H         TB08FFCR         3H         TB09FFCR         3H         TB08FFCR         3H         TB08FFCR           4H         TB08T         4H         TB09TCH         3H         TB03FFCR         3H         TB08FCH         3H         TB08FCH         3H         TB08FCH         3H         TB08FCH         3H         TB08FCH         3H         TB08FCH         3H         TB09TCH         3H         TB03FCH         3H         TB08FCH         3H         TB08FCH         3H         TB08FCH         3H         TB03FCH         3H	FFFFF280H	TB08RUN		FFFFF290H	TB09RUN	ĺ	FFFFF2A0H	TB 0 ARUN		FFFFF2B0H	<b>TB0BRUN</b>
3H         TB08FFCR         3H         TB08FCR         3H         TB08FCR         3H         TB08C         3H	1H			1H			1H	TB0ACR		1H	
3H         TB08FCR         3H         TB08FCR <t< td=""><td>2H</td><td>TB08MOD</td><td></td><td>2H</td><td>TB09MOD</td><td></td><td>2H</td><td></td><td></td><td>2H</td><td>TB0BMOD</td></t<>	2H	TB08MOD		2H	TB09MOD		2H			2H	TB0BMOD
4H         TB085T         4H         TB09M         4H         TB09M           SH         TB09M         SH         TB09M         SH         TB09M           SH         TB09M         SH         TB09CH         SH         TB09UCL           SH         TB09RGH         SH         TB09RGH         SH         TB09RGH           SH         TB09RGH         SH	ЗН			3H			3H		1	ЗН	
SH         TBOBM GH         SH         TBOBM (SH         SH<										4H	
7H         TB08UCH         7H         7H<	5H			5H	TB09IM		5H				
7H         TB08UCH         7H         7H<	6H	TB08UCL		6H	TB09UCL		6H	TBOAUCL		бН	TB0BUCL
8H         TB08RG0L         8H         TB08RG0L         8H         TB08RG0L         8H         TB08RG0L         8H         TB08RG0L         8H         TB08RG0L           9H         TB08RG0L         9H         TB08RG0L         9H         TB08RG0L         8H         TB08RG0L           8H         TB08RG1L         BH         TB08RG1L         BH         TB08RG1L         8H         TB08RG1L           8H         TB08RG1L         BH         TB08RG1L         BH         TB08RG1L         AH         TB08CP0H         CH         TB08CP0H	7H						7H		7	<7H	
9H         TB08RG0H AH         9H         TB08RG0H TB08RG1L BH         9H         TB08RG0H AH         9H         TB08RG0H         9H         TB08RG0H<				8H			8H			) 8н	
AH         TBORG1L         AH         TBOARG1L         AH         TBOARG1L         AH         TBOARG1L           BH         TBOBRG1H         BH         TBOARG1L         BH         TBOARG1H         TBOARG1H         T	9Н			9H	TB09RG0H		9H			9Н	TB0BRG0H
CHTB06CP0LCHTB06CP0LCHTB06CP0LDHTB06CP0HDHTB06CP0HDHTB06CP0HEHTB06CP1HFHFHFB06CP1LFHFHTB06CP1HFHFHFB06CP1HFHADRRegister nameADRRegister nameADRRegister nameFFFF2C0HTB0CRUNFFFF2DHTB00RUNFFFF2CHTB0FRCR1HTB0CFCR3HTB0CFCR3HTB0FFCR3HTB0CFCR3HTB0DFFCR3HTB0FFCR3HTB0CFCR3HTB0DFFCR3HTB0FFCR3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCR7HTB0DUCH7HTB0FCN3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCR3HTB0FFCR3HTB0FFCR3HTB0CFCN3HTB0FCN3HTB0FFCR3	AH			AH			AH		>	AH	
DHTB03CP0HDHTB03CP0HDHTB03CP0HEHTB03CP1LFHFB03CP1LFHFB03CP1LFHTB03CP1HFHFB03CP1LFHFB03CP1LADRRegister nameRegister nameADRRegister nameADRFFFF2C0HTB0CRUNFFFFF2DHTB0DRUNFFFF72CH1HTB0CCRFFFFF2DHTB0DRUNTB0EP1H2HTB0CKOR2HTB0MCD2HTB0CKFCR3HTB0DFFCR3HTB0CFFCR3HTB0DFFCR4HTB0CCL6HTB0DUCL7HTB0CRGH9H8HTB0CRGH9H9HTB0CRGH9H9HTB0CRGH9H9HTB0CCPHFFFF520H9HTB0CCPHFFFF520H9HTB0CCPHFFFF530H9HTB0CCPHFFFF530H9HTB0CCPHFFFF530H9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH </td <td>BH</td> <td>TB08RG1H</td> <td></td> <td>BH</td> <td>TB09RG1H</td> <td></td> <td>BH</td> <td>TB0ARG1H</td> <td></td> <td>BH</td> <td>TB0BRG1H</td>	BH	TB08RG1H		BH	TB09RG1H		BH	TB0ARG1H		BH	TB0BRG1H
DHTB03CP0HDHTB03CP0HDHTB03CP0HEHTB03CP1LFHFB03CP1LFHFB03CP1LFHTB03CP1HFHFB03CP1LFHFB03CP1LADRRegister nameRegister nameADRRegister nameADRFFFF2C0HTB0CRUNFFFFF2DHTB0DRUNFFFF72CH1HTB0CCRFFFFF2DHTB0DRUNTB0EP1H2HTB0CKOR2HTB0MCD2HTB0CKFCR3HTB0DFFCR3HTB0CFFCR3HTB0DFFCR4HTB0CCL6HTB0DUCL7HTB0CRGH9H8HTB0CRGH9H9HTB0CRGH9H9HTB0CRGH9H9HTB0CCPHFFFF520H9HTB0CCPHFFFF520H9HTB0CCPHFFFF530H9HTB0CCPHFFFF530H9HTB0CCPHFFFF530H9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH9HTB0CCPH </td <td>СН</td> <td>TB08CP0L</td> <td></td> <td>СН</td> <td></td> <td></td> <td>CH</td> <td>TBOACPOL</td> <td></td> <td>CH</td> <td>TB0BCP0L</td>	СН	TB08CP0L		СН			CH	TBOACPOL		CH	TB0BCP0L
FHTB08CP1HFHTB09CP1HFHTB0ACP1HFHTB0ACP1HADRRegister nameADRRegister nameADRRegister nameADRRegister nameFFFFF2C0HTB0CRUN1HTB0DRUN1HTB0CRO2HTB0FFCR2HTB0CKCR3HTB0DFFCR3HTB0FFCR3HTB0FFCR3HTB0CFFCR3HTB0DFFCR3HTB0FFCR3HTB0FFCR4HTB0CST4HTB0FFCR3HTB0FFCR3HTB0FFCR5HTB0CCCL6HTB0DUCL7HTB0EUCH7HTB0FFCR7HTB0CCCCL7HTB0DROL8HTB0FFCR8HTB0FFCR8HTB0CRC0L9HTB0DROL9H8HTB0FFCR8HBDFFCR9HTB0CRC0L9HTB0DROL9H8HTB0FRCOL9H8HTB0FRCOL9HTB0CRC0L9HTB0DROH9HTB0FRCOL9H8HTB0FRCOL9HTB0CCPOH0HTB0DCPOL0HHB0FCPOH0HHB0FCPOH1HTB0CCPOH0HTB0DCPOL0HTB0FFCR3HTB0FCPOH0HHTB0FCPOH1HTB0CCPOH0HTB0DCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0H<	DH			DH			DH				
FHTB08CP1HFHTB09CP1HFHTB0ACP1HFHTB0ACP1HADRRegister nameADRRegister nameADRRegister nameADRRegister nameFFFFF2C0HTB0CRUN1HTB0DRUN1HTB0CRO2HTB0FFCR2HTB0CKCR3HTB0DFFCR3HTB0FFCR3HTB0FFCR3HTB0CFFCR3HTB0DFFCR3HTB0FFCR3HTB0FFCR4HTB0CST4HTB0FFCR3HTB0FFCR3HTB0FFCR5HTB0CCCL6HTB0DUCL7HTB0EUCH7HTB0FFCR7HTB0CCCCL7HTB0DROL8HTB0FFCR8HTB0FFCR8HTB0CRC0L9HTB0DROL9H8HTB0FFCR8HBDFFCR9HTB0CRC0L9HTB0DROL9H8HTB0FRCOL9H8HTB0FRCOL9HTB0CRC0L9HTB0DROH9HTB0FRCOL9H8HTB0FRCOL9HTB0CCPOH0HTB0DCPOL0HHB0FCPOH0HHB0FCPOH1HTB0CCPOH0HTB0DCPOL0HTB0FFCR3HTB0FCPOH0HHTB0FCPOH1HTB0CCPOH0HTB0DCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0HTB0FCPOH0H<	EH			EH			EH			EH	~
name         name         name         name         name         name         name           FFFFF2CH         TBOCRUN         FFFFF2DOH         TBODRUN         FFFFF2DOH         TBOCRUN         FFFFF2POH         TBOFCR           2H         TBOCMOD         2H         TBOMOD         2H         TBOERUN         FFFFF2POH         TBOFCR           3H         TBOCFFCR         3H         TBODFFCR         3H         TBOEFFCR         3H         TBOFST           4H         TBOCCUL         4H         TBODBRÓL         2H         TBOBRÓL         3H         TBOFST           5H         5H         5H         5H         TBODBRÓL         6H         TBOEUCL         6H         TBOFST           7H         TBOCCUCH         7H         TBOERGOL         8H         TBOFRÓL         6H         TBOFROL           8H         TBOCRGOL         8H         TBORRÓL         8H         TBOFROL         6H         TBOFROL           9H         TBOCCRGIL         8H         TBODRÓL         8H         TBORRÓL         8H         TBORRÓL           9H         TBOCCROL         8H         TBODRÓL         8H         TBORRÓL         8H         TBORRÓL           9H <td>FH</td> <td></td> <td></td> <td>FH</td> <td></td> <td></td> <td>( (FH</td> <td></td> <td></td> <td>FH</td> <td></td>	FH			FH			( (FH			FH	
name         name         name         name         name         name         name           FFFFF2CH         TBOCRUN         FFFFF2DOH         TBODRUN         FFFFF2DOH         TBOCRUN         FFFFF2POH         TBOFCR           2H         TBOCMOD         2H         TBOMOD         2H         TBOERUN         FFFFF2POH         TBOFCR           3H         TBOCFFCR         3H         TBODFFCR         3H         TBOEFFCR         3H         TBOFST           4H         TBOCCUL         4H         TBODBRÓL         2H         TBOBRÓL         3H         TBOFST           5H         5H         5H         5H         TBODBRÓL         6H         TBOEUCL         6H         TBOFST           7H         TBOCCUCH         7H         TBOERGOL         8H         TBOFRÓL         6H         TBOFROL           8H         TBOCRGOL         8H         TBORRÓL         8H         TBOFROL         6H         TBOFROL           9H         TBOCCRGIL         8H         TBODRÓL         8H         TBORRÓL         8H         TBORRÓL           9H         TBOCCROL         8H         TBODRÓL         8H         TBORRÓL         8H         TBORRÓL           9H <td>_</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>$\gamma \land$</td> <td></td> <td></td> <td>)</td>	_							$\gamma \land$			)
name         name         name         name         name         name         name           FFFFF2CH         TBOCRUN         FFFFF2DOH         TBODRUN         FFFFF2DOH         TBOCRUN         FFFFF2POH         TBOFCR           2H         TBOCMOD         2H         TBOMOD         2H         TBOERUN         FFFFF2POH         TBOFCR           3H         TBOCFFCR         3H         TBODFFCR         3H         TBOEFFCR         3H         TBOFST           4H         TBOCCUL         4H         TBODBRÓL         2H         TBOBRÓL         3H         TBOFST           5H         5H         5H         5H         TBODBRÓL         6H         TBOEUCL         6H         TBOFST           7H         TBOCCUCH         7H         TBOERGOL         8H         TBOFRÓL         6H         TBOFROL           8H         TBOCRGOL         8H         TBORRÓL         8H         TBOFROL         6H         TBOFROL           9H         TBOCCRGIL         8H         TBODRÓL         8H         TBORRÓL         8H         TBORRÓL           9H         TBOCCROL         8H         TBODRÓL         8H         TBORRÓL         8H         TBORRÓL           9H <td>ADR</td> <td>Register</td> <td></td> <td>ADR</td> <td>Register</td> <td></td> <td>ADR</td> <td>Register</td> <td>$\langle \langle \rangle$</td> <td>ADR</td> <td>Register</td>	ADR	Register		ADR	Register		ADR	Register	$\langle \langle \rangle$	ADR	Register
1H         TB0CCR         1H         TB0CR         1H         TB0CR         1H         TB0CR         1H         TB0CR         1H         TB0CR         1H         TB0CR         2H         TB0CR         2H         TB0FCR         3H         TB0FFCR         3H         TB0FCL         H         TB0FCCL         <	ABR	-		ABR	-		- (NBRO	-	$\bigcap$		-
1H         TB0CCR         1H         TB0CR         1H         TB0CR         1H         TB0CR         1H         TB0CR         1H         TB0CR         1H         TB0CR         2H         TB0CR         2H         TB0FCR         3H         TB0FFCR         3H         TB0FCL         H         TB0FCCL         <	FFFFF2C0H	TB0CRUN		FFFFF2D0H	TB0DRUN	$\mathcal{A}$	FFFFE2E0H	TBOERUN		FFFFF2F0H	<b>TB0FRUN</b>
2H         TB0CMOD         2H         TB0MOD         2H         TB0EMOD         2H         TB0EMOD         3H         TB0FFCR         3H         TB0FFCR <th< td=""><td>1H</td><td></td><td></td><td>1H</td><td></td><td></td><td></td><td>/</td><td>0</td><td><u>1</u>Н</td><td></td></th<>	1H			1H				/	0	<u>1</u> Н	
3H         TB0CFFCR         3H         TB0FFCR         3H         TB0EFFCR         3H         TB0FFCR           4H         TB0CST         4H         TB0DST         4H         TB0EST         4H         TB0EST           5H         5H         5H         7H         TB0DINL         6H         TB0EM         6H         TB0EM         6H         TB0FICL           7H         TB0CUCL         7H         TB0DINL         7H         TB0EM         6H         TB0EM         6H         TB0FICL           7H         TB0CUCL         7H         TB0DRGOL         8H         TB0ERGOL         7H         TB0FUCL           7H         TB0CRGOH         9H         TB0DRGOL         8H         TB0ERGOL         8H         TB0FRGOL           8H         TB0CRGOH         9H         TB0DRGOL         9H         TB0FRGOL         9H         TB0FRGOL           8H         TB0CRGOH         9H         TB0DRGOL         9H         TB0FRGOL         9H         TB0FRGOL           8H         TB0CRGOH         9H         TB0DRGOL         9H         TB0FRGOL         9H         TB0FRGOL           9H         TB0CCPOL         DH         TB0CPOL         DH         TB0FRGOL	2H			2H			2H	TBOEMOD	1	2H	
4HTB0CST4HTB0DST4HTB0EST4HTB0EST5HBOUCL5HTB0DML6H5HTB0EML6H5HTB0EML6HTB0CUCL7HTB0DUCL7H7HTB0EUCL7H7HTB0EUCL7HTB0CRG0L8HTB0ERG0L8H7B0ERG0L8H7B0ERG0L8H8H7B0FRG0L8H7B0CRG1L8H7B0DRG1L8H7B0ERG0H8H7B0ERG0H8H7B0ERG0H9H9H7B0ERG0H8H7B0CRG1H8H7B0CRG1L8H7B0ERG0H8H7B0ERG0H9H9H7B0ERG0H8H7B0CRG1H8H7B0CRG1H8H7B0ERG1H8H7B0ERG1H8H7B0ERG1H8H7B0CCP0H9H7B0CCP0H7H7B0ECP0H7H7B0ECP0H7H7B0ECP0H9H7B0CCP1H7H7B0DCP1H7H7B0ECP1H7H7B0ECP1H7H7B0ECP1H7H7B0CCP1H7H7B0DCP1H7H7B0ECP1H7H7B0ECP1H7H7B0ECP1H7H7B10RUN7B17EN10H7B11RUN7HTFS120H7B12RUN7H7B13MOD7H7B10RUN7H7B11RUN7H7H7B13MOD2H7B13MOD7H7B10FCR3H7B17EN4H7B13CD2H7H7H7H3MOD7H7B10CH7H7B11ROD2H7H7H7H7H7H7H7H <tr< td=""><td>ЗН</td><td></td><td></td><td>3H</td><td></td><td></td><td>→ 3H</td><td>TBOEFFCR</td><td>)</td><td>3H</td><td>TB0FFFCR</td></tr<>	ЗН			3H			→ 3H	TBOEFFCR	)	3H	TB0FFFCR
SH         SH         TB0DIM         SH         TB0EIM         SH         TB0EIM         SH         TB0FIM           7H         TB0CUCL         7H         TB0DUCL         7H         TB0EUCH         7H         TB0ECOH         8H         TB0ERGOL         8H         TB0ERGOL         8H         TB0ERGOL         8H         TB0ERGOL         8H         TB0ERGOH         8H         TB0ECPOH         CH         TB0ECPOH <td>4H</td> <td></td> <td></td> <td>4H</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>4H</td> <td></td>	4H			4H						4H	
6HTBOCUCL6HTBODUCL6HTBOEUCL6HTBOEUCL7HTBOCUCH7HTBODUCH7HTBOEUCL7HTBOEUCH8HTBOCRGOL8HTBODRGOL8HTBOERGOL8HTBOERGOL9HTBOCRGOH9HTBODRGOL8HTBOERGOL8HTBOERGOL9HTBOCRGILAHTBODRGOL8HTBOERGOL8HTBOERGOL9HTBOCCGILAHTBODRGOL8HTBOERGOL8HTBOERGOL9HTBOCCGILAHTBOCPOL0HAHTBOERGILAH0TBOCCPOL0HTBOCPOL0H0HTBOECPOL0H0HTBOCCPOL0HTBOCPOL0HTBOECPOL0HTBOFCPOL0HTBOCCPIHFFFFF310HTBI0CPIHFHTBOECPIHFHFBOECPILFFFFF300HTB10RUNFFFFF310HTB11RCRFFFFF320HTB13RUN1HTB10CR2HTB11ROD2HTB12RUNFFFFF330HTB13RUN1HTB10FCR3HTB14TFCR3HTB13FCR3HTB13FCR4HTB10SF3HTB11FCR3HTB13FCR3HTB13FCR4HTB10M6HTB11ROL6HTB12RUL7HTB13COL3HTB11RGOL8HTB11RGOL8HTB13RGOL8HTB13RGOL3HTB10RGOL8HTB11RGOL8HTB13RGOL8HTB13RGOL3HT						_					
THTBOCUCHTHTBODUCHTHTBOEUCHTHTBOEUCH8HTBOCRGOL8HTBODRGOL8HTBODRGOL8HTBOERGOL8HTBOERGOL9HTBOCRGOH9HTBODRGOH9HTBOERGOH9HTBOERGOH9HTBOERGOHAHTBOCRGILAHTBODRGILBHTBOERGHBHBHBBORGILBHBBOCCPOLCHTBODCPOLCHTBOECPOHBHBHBBOECPOHDHTBOCCPOHDHTBODCPOLCHTBOECPOHCHTBOFCPOLDHTBOCCPILFHTBODCPIHFHTBOECPIHFHTBOECPIHFFFFF300HTB10RUNFFFFF310HTB11RUNTB12RUNFFFFF320HTB12RUN1HTB10RD2HTB1MOD2HTB12MOD2HTB13RUN3HTB10FFCR3HTB11FFCR3HTB13ST3HTB13ST5HTB10UL6HTB11ULL6HTB12UL6HTB13UL7HTB10RGOL8HTB11RGOL8HTB13RGOL8HTB13RGOL8HTB10RGOL8HTB11RGOL8HTB13RGOL8HTB13RGOL9HTB10RGOL8HTB11RGOL8HTB13RGOL8HTB13RGOL9HTB10RGOL8HTB11RGOL8HTB13RGOL8HTB13RGOL9HTB10RGOL8HTB11RGOL8HTB13RGOL8HTB13RGOL9HTB10RGOL8H <td></td> <td>TB0CUCL</td> <td></td> <td></td> <td></td> <td>/</td> <td></td> <td></td> <td></td> <td></td> <td></td>		TB0CUCL				/					
8HTBOCRGOL 9H9HTBODRGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H8HTBOERGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFRGOL 9H9H7BOFCPOL 9H0H7BOFCPOL 9H0H7BOFCPOL 9H0H7BOFCPOL 9H0H7BOFCPOL 9H0H7BOFCPOL 9H0H7BOFCPOL 9H0H7BOFCPOL 9H0H7BOFCPOL 9H7BOF 9H7BOFCPOL 9H7BOF 9H7BOFCPOL 9H7BOFCPOL 9H7BOF 9H7BOFCPOL 9H7BOFCPOL 9H7BOFCPOL 9H7BOFCP	7H	TB0CUCH		7H			7H			7H	TB0FUCH
9HTB0CRG0H AH9HTB0DRG0H AH9HTB0ERG0H AH9HTB0ERG0H AH9HTB0ERG0H AHAHTB0CRG1LAHTB0DRG1LBHTB0ERG1LBHTB0ERG1LBHTB0ERG1LBHTB0CCP0LCHTB0DCP0LCHTB0ECP0HCHTB0ECP0HDHTB0CCP1LFHTB0DCP1HFHTB0ECP1HCHTB0ECP0HFHTB0CCP1HFHTB0DCP1HFHTB0ECP1HFHTB0ECP1HFHTB0CCP1HFHTB0CCP1HFHTB0ECP1HFHTB0FCP1HFFFF530HTB10RUNFFFFF310HTB11RUNFFFFF320HTB12RUNFFFFF330HTB13RUNFFFFF30HTB10RUNFFFFF310HTB11RUNFFFFF320HTB12RUNFFFFF330HTB13RUN1HTB10RUNFFFFF31HTB11RUNFFFFF320HTB13RUNFFFFF330HTB13RUN1HTB10RCR3HTB11FFCR3HTB0AFFCR3HTB13FFCR4HTB10RCL6HTB11UCL6HTB12UCL6HTB13UCL7HTB10UCL7HTB11RG1L8HTB12RG0L8HTB13RG0L8HTB10RG0L8HTB11RG1H8HTB12RG1LAHTB13RG1L8HTB10RG1H6HTB11RG1H8HTB12RG1H8HTB13RG1L8HTB10RG1H6HTB11RG1H6HTB12CP0H6HTB13CP0L9HTB10RG1H6HTB11RG1H6HT	8H	TB0CRG0L		8H	TBODRGOL		∧ 8H	TB0ERG0L		8H	TB0FRG0L
BHTBOCRG1HBHTBORG1HBHTBORG1HBHTBOERG1HBHTBOERG1HCHTBOCCPOLCHTBODCPOLCHTBODCPOLCHTBOECPOLCHTBOFCPOLDHTBOCCPOHDHTBODCPOHDHTBODCPOHDHTBOECPOHDHTBOFCPOHEHTBOCCP1LFHTBODCP1HFHTBOECP1HEHTBOECP1LEHTBOFCP1LFHTBOCCP1HFHFBODCP1HFHTBOECP1HEHTBOFCP1LEHTBOFCP1LFHTBOCCP1HFHFBODCP1HFHFBOFCP1HEHTBOFCP1LEHTBOFCP1LFHTBOCCP1HFHFBODCP1HFHFBOFCP1HEHTBOFCP1LEHTBOFCP1LFHTBOCCP1HFHFBODCP1HFHFBOFCP1HEHTBOFCP1HEHTBOFCP1LFHTBOCCP1HFHFBODCP1HFHFBOFCP1HEHTBOFCP1HEHTBOFCP1HFHTBOCCP1HFHTBODCP1HFHFBOFCP1HEHTBOFCP1HEHTBOFCP1HFHTBOCCP1HFHTBOTCP1HTB11RUNFFFF320HTB12RUNFFFF330HTB13RUN1HTB10CR1HTB11RCHAHTB12CH3HTB13FCR3HTB13FCR2HTB10MOD2HTB11RDH5HTB13H4HTB13CH3HTB13FCR3HTB13FCR4HTB10UCL6HTB11UCL6HTB12CH7H <td>9H</td> <td>TB0CRG0H</td> <td></td> <td>9H</td> <td>TB0DRG0H</td> <td></td> <td>9H</td> <td>TB0ERG0H</td> <td></td> <td>9H</td> <td>TB0FRG0H</td>	9H	TB0CRG0H		9H	TB0DRG0H		9H	TB0ERG0H		9H	TB0FRG0H
CHTB0CCP0LCHTB0DCP0LCHTB0ECP0LCHTB0ECP0LCHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB0FCP0LDHTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUNTB1BRUN <td>AH</td> <td>TB0CRG1L</td> <td></td> <td>AH</td> <td>TB0DRG1L</td> <td></td> <td>AH</td> <td>TB0ERG1L</td> <td></td> <td>AH</td> <td>TB0FRG1L</td>	AH	TB0CRG1L		AH	TB0DRG1L		AH	TB0ERG1L		AH	TB0FRG1L
DHTB0CCP0HDHTB0DCP0HDHTB0ECP0HDHTB0ECP0HDHTB0FCP0HFHTB0CCP1HFHTB0CCP1HFHTB0CCP1HFHTB0ECP1HFHTB0FCP1HFHTB0CCP1HFHTB0CCP1HFHTB0ECP1HFHTB0FCP1HFHTB0FCP1HADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister nameFFFFF300HTB10RUN 1HTB10RUN 1HFFFFF310HTB11RUN 1HTB12RUNFFFFF330HTB13RUN3HTB10FFCR3HTB11RCN2HTB12RUN 2HTB13MOD2HTB13MOD3HTB10FFCR3HTB11FFCR3HTB0AFFCR3HTB13FFCR4HTB10VCL6HTB11UCL6HTB12UCL6HTB13UCL7HTB10UCL6HTB11UCH7HTB12UCH7HTB13UCL7HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L8HTB10RG0L8HTB11RG1H8HTB12RG1L8HTB13RG0L9HTB10RG1L8HTB11RG1H8HTB12RG1L8HTB13RG0L9HTB10RG1H8HTB11RG1H8HTB12RG1L8HTB13RG1H8HTB10RG1H8HTB11RG1H8HTB12RG1L8HTB13RG1H8HTB10RG1H8HTB11RG1H8HTB12RG1H<	BH	TB0CRG1H		( BH	TB0DRG1H		BH	TB0ERG1H		BH	TB0FRG1H
EH FHTB0CCP1L TB0CCP1HEH FHTB0CCP1L TB0CCP1HEH FHTB0ECP1L TB0ECP1HEH FHTB0ECP1L TB0ECP1HEH FHTB0FCP1L TB0ECP1HADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister nameFFFFF300HTB10RUN TB10R0DFFFFF310HTB11RUN TB11CRFFFFF320HTB12RUN TB12RUNFFFFF330HTB13RUN1HTB10CR 2H2HTB11MOD 2H2HTB12RUD TB12RUDFFFFF330HTB13RUN3HTB10FFCR 4H3HTB11FFCR3HTB0AFFCR 3H3HTB13FFCR4HTB10ST 4H5H5HTB11ILCL6HTB12UCL 7H6HTB13UCL 7H5H5HTB10UCL 7H6HTB11UCL 7H6HTB12UCL 7H6HTB13UCL 7H7HTB13UCL 7H8HTB10RG0L 7H8HTB11RG0L 7H8HTB12RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8HTB13RG0L 7H8H <t< td=""><td>СН</td><td>TB0CCP0L</td><td></td><td>СН</td><td>TBODCPOL</td><td></td><td>СН</td><td>TB0ECP0L</td><td></td><td>СН</td><td>TB0FCP0L</td></t<>	СН	TB0CCP0L		СН	TBODCPOL		СН	TB0ECP0L		СН	TB0FCP0L
FHTB0CCP1HFHTB0ECP1HFHTB0ECP1HFHTB0FCP1HADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister 	DH	твоссрон		DH	TB0DCP0H	( (	Л ОН	TB0ECP0H		DH	TB0FCP0H
ADRRegister nameADRRegister nameADRRegister nameADRRegister nameFFFFF300HTB10RUNFFFFF310HTB11RUNFFFFF320HTB12RUNFFFFF330HTB13RUN1HTB10CR2HTB11CR1HTB12CR1HTB13CR2HTB10MOD2HTB11FFCR3HTB10FFCR3HTB13FFCR3HTB10FFCR3HTB11FFCR3HTB13ST4HTB13ST4HTB10M5HTB11IM5H5HTB13IM6HTB10UCL6HTB11UCL6HTB12UCL6HTB13UCL7HTB10CH7HTB11RG0L8HTB12RG0L8HTB13RG0L8HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L9HTB10RG1LAHTB11RG1LAHTB12RG1LAHTB13RG1LBHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0L0HTB10CP0LCHTB11CP0HDHTB12CP0LCHTB13CP0L0HTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0L0HTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0L0HTB10CP0LCHTB11CP0LCHTB13CP0LDHTB13CP0L0HTB10CP0LCHTB11CP0LCHTB13CP0LCHTB13CP0L0HTB10CP0LCHTB11CP0LCHTB13CP	EH	TB0CCP1L		EH	TB0DCP1L	$\bigvee$	🕖 ЕН	TB0ECP1L		EH	TB0FCP1L
namenamenamenamenameFFFFF300HTB10RUNFFFFF310HTB11RUNFFFFF320HTB12RUNFFFFF330HTB13RUN1HTB10CR11HTB11CR1HTB12CR1HTB13CR2HTB10MOD2HTB11MOD2HTB12MOD2HTB13MOD3HTB10FFCR3HTB11FFCR3HTB0AFFCR3HTB13FFCR4HTB10ST4HTB1ST4HTB12ST4HTB13ST5HTB10UCL5HTB11UCL6HTB12UCL6HTB13UL6HTB10UCL6HTB11UCH7HTB12UCL6HTB13UCL7HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L8HTB10RG0H9HTB11RG0H9HTB12RG0H9HTB13RG0H9HTB10RG1LAHTB11RG1HBHTB12RG1HAHTB13RG1HBHTB10CP0LCHTB11RG1HBHTB12CP0LCHTB13RG1HBHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13RG1HBHTB10CP0LCHTB11CP0HDHTB12CP0LCHTB13CP0LCHTB10CP0LCHTB11CP0HDHTB12CP0LCHTB13CP0LCHTB10CP0LCHTB11CP0HDHTB12CP0LCHTB13CP0LCHTB10CP0LCHTB11CP0HDHTB12CP0HDHTB13CP0LCHTB10C	FH	TB0CCP1H	$\langle \rangle$	< FH	TB0DCP1H		FH	TB0ECP1H		FH	TB0FCP1H
namenamenamenamenameFFFFF300HTB10RUNFFFFF310HTB11RUNFFFFF320HTB12RUNFFFFF330HTB13RUN1HTB10CR11HTB11CR1HTB12CR1HTB13CR2HTB10MOD2HTB11MOD2HTB12MOD2HTB13MOD3HTB10FFCR3HTB11FFCR3HTB0AFFCR3HTB13FFCR4HTB10ST4HTB1ST4HTB12ST4HTB13ST5HTB10UCL5HTB11UCL6HTB12UCL6HTB13UL6HTB10UCL6HTB11UCH7HTB12UCL6HTB13UCL7HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L8HTB10RG0H9HTB11RG0H9HTB12RG0H9HTB13RG0H9HTB10RG1LAHTB11RG1HBHTB12RG1HAHTB13RG1HBHTB10CP0LCHTB11RG1HBHTB12CP0LCHTB13RG1HBHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13RG1HBHTB10CP0LCHTB11CP0HDHTB12CP0LCHTB13CP0LCHTB10CP0LCHTB11CP0HDHTB12CP0LCHTB13CP0LCHTB10CP0LCHTB11CP0HDHTB12CP0LCHTB13CP0LCHTB10CP0LCHTB11CP0HDHTB12CP0HDHTB13CP0LCHTB10C				$\searrow$	$\langle -$		$\geq$				
namenamenamenamenameFFFFF300HTB10RUNFFFFF310HTB11RUNFFFFF320HTB12RUNFFFFF330HTB13RUN1HTB10CR111HTB11CR11HTB12CR11HTB13CR2HTB10MOD22HTB11MOD2HTB12MOD2HTB13MOD3HTB10FFCR3HTB11FFCR3HTB12FCR3HTB13FFCR4HTB10ST4HTB1ST4HTB12ST4HTB13ST5HTB10UCL6HTB11VCL6HTB12UCL6HTB13UCL6HTB10UCL6HTB11UCL6HTB12UCL6HTB13UCL7HTB10RG0L4ABHTB11RG0L8HTB12RG0L8HTB13RG0L9HTB10RG0H69HTB11RG0H9HTB12RG0H6HTB13RG0H9HTB10RG1L66HTB11RG1H6HTB12RG1H6HTB13RG1H8HTB10RG1H6HTB11RG1H6HTB12CP0L6HTB13RG1H9HTB10RG1H6HTB11RG1H6HTB12CP0L6HTB13RG1H8HTB10RG1H6HTB11RG1H6HTB12CP0L6HTB13RG1H8HTB10RG1H6HTB11CP0L6HTB12CP0L6HTB13RG1H8HTB10RG1H6HTB11CP0L6HTB12CP0L6HTB13CP0L8HTB10CP0L6HTB11CP0L6HTB12CP0L6H <t< td=""><td>ADR</td><td>Register</td><td></td><td>ADR</td><td>Register</td><td></td><td>ADR</td><td>Register</td><td></td><td>ADR</td><td>Register</td></t<>	ADR	Register		ADR	Register		ADR	Register		ADR	Register
1HTB10CR1HTB11CR1HTB12CR1HTB13CR2HTB10MOD2HTB11MOD2HTB12MOD2HTB13MOD3HTB10FFCR3HTB11FFCR3HTB0AFFCR3HTB13FFCR4HTB10ST4HTB11ST4HTB12ST4HTB13ST5HTB10UCL6HTB11UCL6HTB12UCL6HTB13UCL7HTB10CH7HTB11CH7HTB12CH7HTB13RGUL8HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L9HTB10RG0L8HTB11RG0H9HTB12RG0H9HTB13RG0HAHTB10RG1LAHTB11RG1LAHTB12RG1LAHTB13RG1LBHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LCHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP0LEHTB11CP0HDHTB12CP0LCHTB13CP0LCHTB10CP0LEHTB11CP0HDHTB12CP0LCHTB13CP0LDHTB10CP0HEHTB11CP0HDHTB12CP1LEHTB13CP0LCHTB10CP0HEHTB11CP0HDHTB12CP1LEHTB13CP1L		name	~		name	r.		name			name
2HTB10MOD2HTB11MOD2HTB12MOD2HTB13MOD3HTB10FFCR3HTB11FFCR3HTB0AFFCR3HTB13FFCR4HTB10ST4HTB11ST4HTB12ST4HTB13ST5HTB10M5HTB11IM5H5HTB13IM6HTB10UCL6HTB11UCL6HTB12UCL6HTB13UCL7HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L8HTB10RG0H9HTB11RG0H9HTB12RG0H9HTB13RG0H9HTB10RG1LAHTB11RG1HBHTB12RG1HBHTB13RG1HCHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP0HDHTB11CP0HDHTB12CP0HDHTB13CP0LHTB10CP1LEHTB11CP1LEHTB12CP1LEHTB13CP1L	FFFFF300H	TB10RUN	J	FFFFF310H	TB11RUN		FFFFF320H	TB12RUN		FFFFF330H	TB13RUN
3HTB10FFCR3HTB11FFCR3HTB0AFFCR3HTB13FFCR4HTB10ST4HTB1ST4HTB12ST4HTB13ST5HTB10M5HTB11IM5H5HTB13IM6HTB10UCL6HTB11UCL6HTB12UCL6HTB13UCL7HTB10CH7HTB11RG0L8HTB12RG0L8HTB13RG0L9HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L9HTB10RG1LAHTB11RG1HAHTB12RG1LAHTB13RG1LBHTB10RG1HBHTB11RG1HBHTB12RG1HBHTB13RG1HCHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP0HDHTB11CP0HDHTB12CP0HDHTB13CP0HEHTB10CP1LEHTB11CP1LEHTB12CP1LEHTB13CP1L	1H	TB10CR		1H	TB11CR		1H	TB12CR		1H	TB13CR
4HTB10ST4HTB11ST4HTB12ST4HTB13ST5HTB10M5HTB11IM5H5HTB13IM6HTB10UCL6HTB11UCL6HTB12UCL6HTB13UCL7HTB10UCH7HTB11UCH7HTB12UCH7HTB13UCL8HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L9HTB10RG0H9HTB11RG0H9HTB12RG0H9HTB13RG0HAHTB10RG1LAHTB11RG1LAHTB12RG1LAHTB13RG1LBHTB10RG1HBHTB11RG1HBHTB12RG1HBHTB13RG1HCHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP0HDHTB11CP0HDHTB12CP0HDHTB13CP0HEHTB10CP1LEHTB11CP1LEHTB12CP1LEHTB13CP1L	<b>2</b> H	TB10MOD		2H	TB11MOD		2H	TB12MOD		2H	TB13MOD
5HTB10IM5HTB11IM5HTB13IM6HTB10UCL6HTB11UCL6HTB12UCL6HTB13UCL7HTB10UCH7HTB11UCH7HTB12UCH7HTB13UCH8HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L9HTB10RG0H9HTB11RG0H9HTB12RG0H9HTB13RG0HAHTB10RG1LAHTB11RG1LAHTB12RG1LAHTB13RG1LBHTB10RG1HBHTB11RG1HBHTB12RG1HBHTB13RG1HCHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP0HDHTB11CP0HDHTB12CP0HDHTB13CP0HEHTB10CP1LEHTB11CP1LEHTB12CP1LEHTB13CP1L	3H	TB10FFCR		→ (3H)	TB11FFCR		3H	TB0AFFCR		3H	TB13FFCR
6HTB10UCL6HTB11UCL6HTB12UCL6HTB13UCL7HTB10UCH7HTB11UCH7HTB12UCH7HTB13UCH8HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L9HTB10RG0H9HTB11RG0H9HTB12RG0H9HTB13RG0HAHTB10RG1LAHTB11RG1LAHTB12RG1LAHTB13RG1LBHTB10RG1HBHTB11RG1HBHTB12RG1HBHTB13RG1HCHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP0HDHTB11CP0HDHTB12CP0HDHTB13CP0HEHTB10CP1LEHTB11CP1LEHTB12CP1LEHTB13CP1L	4H	TB10ST		44	TB11ST		4H	TB12ST		4H	TB13ST
THTB10UCHTHTB11UCHTHTB12UCHTHTB13UCH8HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L9HTB10RG0H9HTB11RG0H9HTB12RG0H9HTB13RG0HAHTB10RG1LAHTB11RG1LAHTB12RG1LAHTB13RG1LBHTB10RG1HBHTB11RG1HBHTB12RG1HBHTB13RG1HCHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP0HDHTB11CP0HDHTB12CP0HDHTB13CP0HEHTB10CP1LEHTB11CP1LEHTB12CP1LEHTB13CP1L	5H	TB10IM		5H	TB11IM		5H			5H	TB13IM
8HTB10RG0L8HTB11RG0L8HTB12RG0L8HTB13RG0L9HTB10RG0H9HTB11RG0H9HTB12RG0H9HTB13RG0HAHTB10RG1LAHTB11RG1LAHTB12RG1LAHTB13RG1LBHTB10RG1HBHTB11RG1HBHTB12RG1HBHTB13RG1HCHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP1LEHTB11CP1LEHTB12CP1LEHTB13CP1L	6н.	TB10UCL		6,н	TB11UCL		6H	TB12UCL		6H	TB13UCL
9HTB10RG0H9HTB11RG0H9HTB12RG0H9HTB13RG0HAHTB10RG1LAHTB11RG1LAHTB12RG1LAHTB13RG1LBHTB10RG1HBHTB11RG1HBHTB12RG1HBHTB13RG1HCHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP0HDHTB11CP0HDHTB12CP0HDHTB13CP0HEHTB10CP1LEHTB11CP1LEHTB12CP1LEHTB13CP1L	7H	TB10UCH		7н	TB11UCH		7H	TB12UCH		7H	TB13UCH
9HTB10RG0H9HTB11RG0H9HTB12RG0H9HTB13RG0HAHTB10RG1LAHTB11RG1LAHTB12RG1LAHTB13RG1LBHTB10RG1HBHTB11RG1HBHTB12RG1HBHTB13RG1HCHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP0HDHTB11CP0HDHTB12CP0HDHTB13CP0HEHTB10CP1LEHTB11CP1LEHTB12CP1LEHTB13CP1L	8H	TB10RG0L		8H	TB11RG0L		8H	TB12RG0L		8H	TB13RG0L
BH         TB10RG1H         BH         TB12RG1H         BH         TB13RG1H           CH         TB10CP0L         CH         TB11CP0L         CH         TB12CP0L         CH         TB13CP0L           DH         TB10CP0H         DH         TB11CP0H         CH         TB12CP0H         CH         TB13CP0H           EH         TB10CP1L         EH         TB11CP1L         EH         TB12CP1L         EH         TB13CP1L	9Н	TB10RG0H		9H	TB11RG0H		9H	TB12RG0H		9H	TB13RG0H
CHTB10CP0LCHTB11CP0LCHTB12CP0LCHTB13CP0LDHTB10CP0HDHTB11CP0HDHTB12CP0HDHTB13CP0HEHTB10CP1LEHTB11CP1LEHTB12CP1LEHTB13CP1L	AH	TB10RG1L		AH	TB11RG1L		AH	TB12RG1L		AH	TB13RG1L
DH         TB10CP0H         DH         TB11CP0H         DH         TB12CP0H         DH         TB13CP0H           EH         TB10CP1L         EH         TB11CP1L         EH         TB12CP1L         DH         TB13CP1L	BH	TB10RG1H		BH	TB11RG1H		BH	TB12RG1H		BH	TB13RG1H
EH TB10CP1L EH TB11CP1L EH TB12CP1L EH TB13CP1L	СН	TB10CP0L		СН	TB11CP0L		СН	TB12CP0L		СН	TB13CP0L
	DH	TB10CP0H		DH	TB11CP0H		DH	TB12CP0H		DH	TB13CP0H
	EH	TB10CP1L		EH	TB11CP1L		EH	TB12CP1L		EH	TB13CP1L
	FH	TB10CP1H		FH	TB11CP1H		FH	TB12CP1H		FH	TB13CP1H

ADR	Register		ADR	Register		ADR	Register		ADR	Register
	name			name			name			name
FFFFF340H	TB14RUN		FFFFF350H	TB15RUN		FFFFF360H	TB16RUN		FFFFF370H	TB17RUN
1H	TB14CR		1H	TB15CR		1H	TB16CR		1H	TB17CR
2H	TB14MOD		2H	TB15MOD		2H	TB16MOD		2H	TB17MOD
3H	TB14FFCR		3H	TB15FFCR		3H	TB16FFCR		<u>3H</u>	TB17FFCR
4H	TB14ST		4H	TB15ST		4H	TB16ST		4H	TB17ST
5H	TB14IM		5H	TB15IM		5H	TB16IM		5H	TB17IM
6H	TB14UCL		6H	TB15UCL		6H	TB16UCL	$\sum$	6H	TB17UCL
7H	TB14UCH		7H	TB15UCH		7H	TB16UCH	/	7H	TB17UCH
8H	TB14RG0L		8H	TB15RG0L		8H	TB16RG0L	_	8H	TB17RG0L
9H	TB14RG0H		9H	TB15RG0H		9H	TB16RG0H		9H	TB17RG0H
AH	TB14RG1L		AH	TB15RG1L		AH	TB16RG1L	7	AH	TB17RG1L
BH	TB14RG1H		BH	TB15RG1H		BH	TB16RG1H		BH	TB17RG1H
CH	TB14CP0L		CH	TB15CP0L		CH	TB16CP0L		CH	TB17CP0L
DH	TB14CP0H		DH	TB15CP0H		DH	TB16CP0H		CDH	TB17CP0H
EH	TB14CP1L		EH	TB15CP1L		EH	TB16CP1L		EH	TB17CP1L
FH	TB14CP1H		FH	TB15CP1H		( ( FH	TB16CP1H		FH	TB17CP1H
				-	1			1		)
ADR	Register		ADR	Register		ADR	Register		ADR	Register
	name			name	.(		name	~/		name
FFFFF380H	TB18RUN		FFFFF390H	TB19RUN	$\langle$	FFFFE3A0H	TB1ARUN		FFFFF3B0H	TB1BRUN
1H	TB18CR		1H	TB19CR		1H	TB1ACR	2	1H	TB1BCR
2H	TB18MOD		2H	TB19MOD		2H	TB1AMOD		2H	TB1BMOD
3H	TB18FFCR		3H	TB19FFCR		3H	TB1AFFCR		3H	TB1BFFCR
4H	TB18ST		4H	TB19ST		₽ /4H	TB1AST		4H	TB1BST
5H	TB18IM		5H	TB19IM	>	ं5म	TB1AIM		5H	TB1BIM
6H	TB18UCL		6H	TB19UCL	Ť	6H	TB1AUCL		6H	TB1BUCL
7H	TB18UCH		7H	TB19UCH		7H	TBIAUCH		7H	TB1BUCH
8H	TB18RG0L		8H	TB18RG0L		🔨 8H	TB1ARG0L		8H	TB1BRG0L
9H	TB18RG0H		9H	TB19RG0H		9H	TB1ARG0H		9H	TB1BRG0H
AH	TB18RG1L		AH	TB19RG1L		AH	TB1ARG1L		AH	TB1BRG1L
BH	TB18RG1H		( СВНЛ	TB19RG1H		BĤ	TB1ARG1H		BH	TB1BRG1H
СН	TB18CP0L	$\langle \rangle$	СН	TB19CP0L	1	СН	TB1ACP0L		СН	TB1BCP0L
DH	TB18CP0H		) DH	TB19CP0H		DH CH	TB1ACP0H		DH	TB1BCP0H
EH	TB18CP16		EH	TB19CP1L	Ń	С ЕН	TB1ACP1L		EH	TB1BCP1L
FH	TB18CP1H	$\overline{\ }$	< FH	TB19CP1H		FH	TB1ACP1H		FH	TB1BCP1H
				$\langle -$		>				
ADR	Register		ADR	Register		ADR	Register		ADR	Register
	name	~		name	2		name			name
FFFFF3C0H	TB1CRUN	J	FFFFF3D0H	TB1DRUN		FFFFF3E0H	TB1ERUN		FFFFF3F0H	TB1FRUN
1H	TB1CCR		1H	TB1DCR		1H	TB1ECR		1H	TB1FCR
∕2म्	TB1CMOD		2H	TB1DMOD		2H	TB1EMOD		2H	TB1FMOD
3H	TB1CFFCR		→ (3H)	TB1DFFCR		3H	TB1EFFCR		3H	TB1FFFCR
4H	TB1CST		41	TB1DST		4H	TB1EST		4H	TB1FST
5H	TB1CIM		5H	TB1DIM		5H	TB1EIM		5H	TB1FIM
6Н	TB1CUCL		6Н	TB1DUCL		6H	TB1EUCL		6H	TB1FUCL
7H	TB1CUCH		7Н	TB1DUCH		7H	TB1EUCH		7H	TB1FUCH
8H	TB1CRG0L		8H	TB1DRG0L		8H	TB1ERG0L		8H	TB1FRG0L
9Н	TB1CRG0H		9H	TB1DRG0H		9H	TB1ERG0H		9H	TB1FRG0H
AH	TB1CRG1L		AH	TB1DRG1L		AH	TB1ERG1L		AH	TB1FRG1L
ВН	TB1CRG1H		BH	TB1DRG1H		BH	TB1ERG1H		BH	TB1FRG1H
СН	TB1CCP0L		СН	TB1DCP0L		СН	TB1ECP0L		СН	TB1FCP0L
DH	TB1CCP0H		DH	TB1DCP0H		DH	TB1ECP0H		DH	TB1FCP0H
EH	TB1CCP1L		EH	TB1DCP1L		EH	TB1ECP1L		EH	TB1FCP1L
FH	TB1CCP1H		FH	TB1DCP1H		FH	TB1ECP1H		FH	TB1FCP1H
					•			•	-	

ADR	Register name		ADR	Register name		ADR	Register name		ADR	Register name
FFFFF400H	TB20RUN		FFFFF410H	TB21RUN		FFFFF420H	TB22RUN		FFFFF430H	TB23RUN
1H	TB20CR		1H	TB21CR		1H	TB22CR		1H	TB23CR
2H	TB20MOD		2H	TB21MOD		2H	TB22MOD		2H	TB23MOD
3H	TB20FFCR		3H	TB21FFCR		3H	TB22FFCR		3H	TB23FFCR
4H	TB20ST		4H	TB21ST		4H	TB22ST		4H	TB23ST
5H	TB20IM		5H	TB21IM		5H	TB22IM		5H	TB23IM
6H	TB20UCL		6H	TB21UCL		6H	TB22UCL		6Н	TB23UCL
7H	TB20UCH		7H	TB21UCH		7H	TB22UCH	27	7H	TB23UCH
8H	TB20RG0L		8H	TB21RG0L		8H	TB22RG0L		)) 8H	TB23RG0L
9H	TB20RG0H		9H	TB21RG0H		9H	TB22RG0H		9Н	TB23RG0H
AH	TB20RG1L		AH	TB21RG1L		AH	TB22RG1L	>	AH	TB23RG1L
BH	TB20RG1H		BH	TB21RG1H		BH	TB22RG1H		BH	TB23RG1H
СН	TB20CP0L		СН	TB21CP0L		CH	TB22CP0L		CH	TB23CP0L
DH	TB20CP0H		DH	TB21CP0H		DH	TB22CP0H		(DH	TB23CP0H
EH	TB20CP1L		EH	TB21CP1L		EH	TB22CP1L		EH.	TB23CP1L
FH	TB20CP1H		FH	TB21CP1H		( ( ) ਜਿਸ	TB22CP1H		FH	TB23CP1H
[3] TMRC		4			4		$\mathcal{I}$	, 		)
ADR	Register	1	ADR	Register		ADR	Register	$\square$	ADR	Register
-	name			name	2		name((	$\langle \rangle$	)	name
FFFFF500H	TCACR		FFFFF510H	CMPA0CTL		FFFFF520H	CAPAOCR	2	FFFFF530H	TCBCR
1H	TBTARUN		1H	((		1H	(7/)		1H	TBTBRUN
2H	TBTACR		2H	G		2H-	$\sim$ VC		2H	TBTBCR
3H			3H	20		3H	$\sim$	ſ	3H	
4H	TBTACAPLL		4H	CMPA0LL		<b>4</b> H	CAPAOLL		4H	TBTBCAPLL
5H	TBTACAPLH		5H	CMPAOLH	/	5H.	CAPAOLH		5H	TBTBCAPLH
6H	TBTACAPHL		6H	CMPAOHL		6H	CAPAOHL		6H	TBTBCAPHL
7H	ТВТАСАРНН		7H	CMPA0HH		∧ 7H	CAPA0HH		7H	ТВТВСАРНН
8H	TBTARDCAPLL		8H	CMPA1CTL		~ 8H	CAPA1CR		8H	TBTBRDCAPLL
9H	TBTARDCAPLH		98	$\bigcirc$		He			9H	TBTBRDCAPLH
AH	TBTARDCAPHL		( AHA			AH			AH	TBTBRDCAPHL
BH	TBTARDCAPHH	_	ВН	)	_	ВН			BH	TBTBRDCAPHH
СН		$\square$	СН	CMPA1LL	(	СН	CAPA1LL		СН	
DH			DH	CMPA1LH	$\lor$	ОЛОН	CAPA1LH		DH	
EH		$\sim$	EH	CMPA1HL		ЕН			EH	
FH			FH	CMPA1HH	2	> ғн	CAPA1HH		FH	
						2				
ADR	Register	1	ADR	Register	,					
ADK	name	Ľ,	ADK	name						
FFFFF540H	CMPBOCTL		FFFFF550H	CAPB0CR						
	CIMEBUCIL			CAPBUCK						
2H			2H	$\langle \rangle$						
211 3H			3H							
	CMPDOLL									
4H 51	CMPB0LL	1			Í					
5H 6H	CMPB0LH CMPB0HL	1	5H 6H	CAPB0LH CAPB0HL						
6H 74		1			Í					
7H	CMPB0HH	1	7H	CAPB0HH						
8H	CMPB1CTL	1	8H	CAPB1CR						
9H		1	9H		Í					
AH BH		1	AH		Í					
КН		1	BH							
					1					
СН	CMPB1LL		CH	CAPB1LL						
CH DH	CMPB1LH		DH	CAPB1LH						
СН										

[4] SBI						[5] SIO/UAF	RT	-		
ADR	Register		ADR	Register		ADR	Register		ADR	Register
	name			name			name			name
FFFFF600H	SBI0CR1		FFFFF610H	SBI1CR1		FFFFF700H	SC0BUF		FFFFF710H	SC1BUF
1H	SBI0DBR		1H	SBI1DBR		1H	SCOCR		1H	SC1CR
2H	SBI0I2CAR		2H	SBI1I2CAR		2H	SC0MOD0	1	2H	SC1MOD0
3H	SBIOCR2/SR		3H	SBI1CR2/SR		3H	BROCR		3H	BR1CR
4H 5H	SBI0BR0		4H 5H	SBI1BR0		4H 5H	BR0ADD SC0MOD1	$\backslash$	2) 4H 5H	BR1ADD SC1MOD1
5H 6H			он 6Н			5H 6H	SCOMOD1	~	5H 6H	SC1MOD1 SC1MOD2
7H	SBI0CR0		7H	SBI1CR0		7H	SCOEN	5)	7H	SC100D2
8H	CDICCINC		8H	OBITOIRO		8H	SCORFC	$\mathcal{I}$	8H	SC1RFC
9H			9H			9H	SCOTFC		9H	SC1TFC
AH			AH			AH	SCORST		AH	SC1RST
ВН			вн			вн	SCOTST		ВН	SC1TST
СН			СН			CH	SCOFCNF		CH	SC1FCNF
DH			DH			DH			DH	
EH			EH			( ( / EĤ	~	(	EH .	
FH			FH			EH/	$\bigcirc$		Эльн	
					(		<		901	
ADR	Register		ADR	Register	$\frac{1}{2}$	ADR	Register		ADR	Register
	name	ļ		name 🖂			name	$\bigcirc$	)	name
FFFFF720H	SC2BUF		FFFFF730H	SC3BUF		FFFFF740H	SC4BUF		FFFFF750H	SC5BUF
1H	SC2CR		1H	SC3CR		TH 1H	SC4CR		1H	SC5CR
2H	SC2MOD0		2H	SC3MOD0		2H	SC4MOD0		2H	SC5MOD0
3H	BR2CR		3H	BR3CR	7	ЗН	BR4CR		3H	BR5CR
4H	BR2ADD		4H	BR3ADD		4H	BR4ADD		4H	BR5ADD
5H 6H	SC2MOD1 SC2MOD2		5H	SC3MOD1 SC3MOD2		5H 6H	SC4MOD1		5H 6H	SC5MOD1
он 7Н	SC2WOD2 SC2EN		6H 7H	SC3MOD2 SC3EN		0H 7H	SC4MOD2 SC4EN		он 7Н	SC5MOD2 SC5EN
8H	SC2RFC		(8H	SC3RFC		8H	SC4RFC		8H	SC5RFC
9H	SC2TFC		91	SC3TFC		ЭН	SC4TFC		9H	SC5TFC
AH	SC2RST		AH	SC3RST	$\sim$	AH	SC4RST		AH	SC5RST
BH	SC2TST	/	вн	SC3TST		ВН	SC4TST		BH	SC5TST
СН	SC2FCNF	)	СН	SC3FCNF	7/	СН	SC4FCNF		СН	SC5FCNF
DH			DH			И он			DH	
EH		$\langle$	EH			EH			EH	
FH			FH FH		2	FH			FH	
			*			r				
ADR	Register		ADR	Register		ADR	Register		ADR	Register
	name			name			name			name
FFFF760H	SC6BUF		FFFFF770H	SC7BUF		FFFFF780H	SC8BUF		FFFFF790H	SC9BUF
1H	SC6CR		14	SC7CR		1H	SC8CR		1H	SC9CR
2H	SC6MOD0	7	2H	SC7MOD0		2H	SC8MOD0		2H	SC9MOD0
3H	BR6CR BR6ADD	1	3H	BR7CR		3H	BR8CR		3H	BR9CR
4H 5H	SC6MOD1	4	4H 5H	BR7ADD SC7MOD1		4H 5H	BR8ADD SC8MOD1		4H 5H	BR9ADD SC9MOD1
он 6Н	SC6MOD1 SC6MOD2		6H	SC7MOD1 SC7MOD2		5H 6H	SC8MOD1 SC8MOD2		5H 6H	SC9MOD1 SC9MOD2
он 7Н	SC6EN		6н 7Н	SC7MOD2 SC7EN		он 7Н	SC8EN		он 7Н	SC9MOD2
7H 8H	SC6RFC		7H 8H	SC7EN SC7RFC		7H 8H	SC8RFC		7H 8H	SC9EN SC9RFC
он 9Н	SC6TFC		он 9Н	SC7RFC		он 9Н	SC8TFC		он 9Н	SC9RFC SC9TFC
AH	SC6RST		AH	SC7RST		AH	SC8RST		AH	SC9RST
BH	SC6TST		BH	SC7TST		BH	SC8TST		BH	SC9TST
СН	SC6FCNF		CH	SC7FCNF		CH	SC8FCNF	1	CH	SC9FCNF
DH			DH			DH			DH	
EH			EH			EH			EH	
FH			FH			FH			FH	
					•			-		

	ADR	Register name	1								
	FFFFF7A0H	SCABUF									
	1H	SCACR									
	2H	SCAMOD0						~			
	3H	BRACR									
	4H	BRAADD							$\geq$		
	5H	SCAMOD1						(	(	$\sum$	
	6H	SCAMOD2							$\langle$	$\mathcal{I}$	
	7H	SCAEN						$(\alpha)$	$\wedge$	<u> </u>	
	8H	SCARFC					4	$\langle \vee \rangle$	))		
	9H	SCATFC									
	AH	SCARST									
	BH	SCATST									
	СН	SCAFCNF					((	$\sim$		$\bigcirc$	
	DH						41	$\rightarrow$		$\lambda$	>
	EH										*
	FH						(7/		(	$\bigcirc$	
							$\sim$				
[6]	ADC						$\sim$		$\langle$	<u>40</u>	
_	ADR	Register		ADR	Register		ADR	Register		ADR	Register
	, ibit	name		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	name 🏑			name	(		name
	FFFFF800H	ADAREG08L		FFFFF810H	ADAREGSPL		FFFF820H	ADBREG08L <		FFFFF830H	ADBREGSPL
	1H	ADAREG08H		1H	ADAREGSPH		1H	ADBREG08H		1H	ADBREGSPH
	2H	ADAREG19L		2H	ADACOMREGL		2H	ADBREG19L		2H	ADBCOMREGL
	3H	ADAREG19H		3H	ADACOMREGH	5	3H	ADBREG19H		3H	ADBCOMREGH
	4H	ADAREG2AL		4H	ADAMOD0	Ĩ	4H	ADBREG2AL		4H	ADBMOD0
	5H	ADAREG2AH		5H (	ADAMOD1		5H	ADBREG2AH		5H	ADBMOD1
	6H	ADAREG3BL		6H	ADAMOD2		6H	ADBREG3BL		6H	ADBMOD2
	7H	ADAREG3BH		(7H)	ADAMOD3		∧ 7H	ADBREG3BH		7H	ADBMOD3
	8H	ADAREG4CL		( (8H	ADAMOD4		8H	ADBREG4CL		8H	ADBMOD4
	9H	ADAREG4CH		9H	ADACBAS0		9H	ADBREG4CH		9H	ADBCBAS0
	AH	ADAREG5DL		AH	reserved	5	AH	ADBREG5DL		AH	reserved
	BH	ADAREG5DH	_	вн	reserved		вн	ADBREG5DH		BH	reserved
	СН	ADAREG6EL	7	СН	ADACLK	7/	🔿 сн	ADBREG6EL		СН	ADBCLK
	DH	ADAREG6EH	/ /	DH	reserved	$\langle$	Л рн	ADBREG6EH		DH	reserved
		ADAREG7FL	Ζ	EH	reserved	<u> </u>		ADBREG7FL		EH	reserved
	FH			FH		$\geq$	FH			FH	
[7]	KWUP	~ ~		[8] WDT							
	ADR	Register	1 [	ADR	Register						
	ABR.	name			name						
	FFFFF900H	KWUPST0	11	FFFFFA00H	WDMOD						
	<1H	KWUPST1		-14	WDCR						
	2H	KWUPST2		> 2H	<u></u>						
	3H	KWUPST3		ЗН	)						
	4H	KWUPST4		4H	·						
	5H	KWUPST5	Ľ	5H							
	6H	KWUPST6		6Н							
	7H	KWUPST7		7H							
	8H		11	8H							
	9H			9H							
	AH			AH							
	BH			BH							
	СН		11	СН							
	DH			DH							
	EH	KWUPST		EH							
	FH			FH							
						•					



[9] INTC

<u>] INTC</u>										
ADR	Register name		ADR	Register name		ADR	Register name		ADR	Register name
FFFFE000H	IMC0		FFFFE010H	IMC4		FFFFE020H	IMC8		FFFFE030H	IMCC
1H	"		1H	"		1H	"		1H	"
2H	"		2H	"		2H	"		2H	"
3H	"		3H	"		3H	"		3H	"
4H	IMC1		4H	IMC5		4H	IMC9	>	4H	IMCD
5H	<i>"</i>		5H	<i>"</i>		5H	<i>"</i> (		5H	<i>"</i>
6H	"		6H	"		6H	"		6H	"
7H	"		7H	"		7H	"	~	7H	"
8H	IMC2			IMC6		8H		$\left( \right)$	8H	IMCE
	IMC2 ″		8H	IIVIC6						INICE ″
9H	"		9H	"		9H			9H	"
AH	"		AH	"		AH	4( ))		AH	"
BH			BH			BH			BH	
CH	IMC3		CH	IMC7		CH	IMCB		СН	IMCF
DH			DH	"		DH	<i>"</i>		A DH	7"
EH	"		EH	"		EH	~		EH	"
FH	"		FH	"		( ( / FĤ	"	(	FH.	"
		1		<b>D</b>	1				$\gamma_{(A)}$	
ADR	Register		ADR	Register	(	ADR	Register <		ADR	Register
	name			name			name			name
FFFFE040H	IVR		FFFFE050H	<	.(	FFFFE060H	INTCLR	$\frown$	FFFFE070H	
1H	"		1H			1H	"	)	1H	
2H	"		2H	$(\frown$		✓ 2H	"(7/)		2H	
3H	"		3H			3H3H3H3H	"\\\))		3H	
4H			4H	$\mathcal{A}(\mathbb{N})$	$\geq$	4H	reserved		4H	
5H			5H		×	< 5н	"		5H	
6H			6H (	$\sim$		6H	"))		6H	
7H			7H	( ) )		7H	_w/		7H	
8H			8H			∧ 8H	$\sim$		8H	
9H			( (9Н	$\bigtriangleup$		9Н			9H	
AH			AH	))		AH			AH	
BH			BH		$\sim$	ВН			BH	
СН			ССС СН			СН			СН	
DH		$\sim$	DH	((	7	DH DH			DH	
EH			EH	$\langle \langle \langle \rangle \rangle$	/	)) ен			EH	
FH			FH			FH			FH	
		$\langle \rangle$	$\langle \langle \rangle$				•			
ADR	Register		$\checkmark$							
, ibit	name									
FFFFE100H	reserved	5	$\sim$	$\sim$						
1H		í -	~((							
2H			(1)							
3H				$\diamond$						
4H	reserved	$\left( \right)$	> (( ))							
5H	reserved ″	10		/						
	"									
6H			~ //							

ADR	Register name
FFFFE100H	reserved
1H	$\sim$
2H	"
<b>3</b> H	"
4H	reserved
5H	
6H	"
7H	
8H	reserved
9H	"
AH	"
BH	"
СН	ILEV
DH	"
EH	"
FH	"



[10] DMAC

)] DMAC										
ADR	Register name		ADR	Register name		ADR	Register name		ADR	Register name
FFFFE200H	CCR0		FFFFE210H	BCR0		FFFFE220H	CCR1		FFFFE230H	BCR1
1H	"		1H	"		1H	"		1H	"
2H	"		2H	"		2H	″		2H	"
3H	"		3H	"		3H	"		3H	"
4H	CSR0		4H			4H	CSR1	$\lambda$	4H	
5H	"		5H			5H	"		5Н	
6H	"		6H			6H	"		бН	
7H	"		7H			7H	"	~	7H	
8H	SAR0		8H	DTCR0		8H	SAR1	$\left( \right)$	8H	DTCR1
9H	<i>"</i>		9H	<i>"</i>		9H	"	$\mathcal{I}$	9H	<i>"</i>
9H AH	"		9H AH	"		9H AH				"
	"			"			Y( ))		AH	"
BH			BH	"		BH	<i>"</i>		BH	"
СН	DAR0		СН			CH	DAR1		СН	
DH	"		DH			DH	″		C DH	7
EH	"		EH			EH	×		EH	
FH	"		FH			( ( / / FH	"	(	FH.	
		-					$\langle \rangle$		$\mathbb{Z}$	
ADR	Register name		ADR	Register name		ADR	Register name		ADR	Register name
FFFFE240H	CCR2		FFFFE250H	BCR2	.(	FFFFE260H	CCR3		FFFFE270H	BCR3
1H	"		1H	"		1H	"	$\mathcal{I}$	1H	"
2H	"		2H	"		2H	"(7)		2H	"
3H	"		3H	"		ЗН	<i>"</i> (V/))		3H	"
4H	CSR2		4H			4H	CSR3		4H	
411 5H	// USK2		411 5H		~	5H	"		5H	
	"			$\langle \rangle$			"))			
6H	"		6H	( ) )		6H	<u> </u>		6H	
7H			7H			7H			7H	
8H	SAR2		8H	DTCR2		8H	SAR3		8H	DTCR3
9H	"		( (эн	))		9Н	"		9H	"
AH	"		AH	"		AH	"		AH	"
BH	"		ВН	"		ВН	"		BH	"
CH	DAR2		СН			СН	DAR3		СН	
DH	"		) ОН	~ ((	77	OH DH	"		DH	
EH	" (		EH		$\square$	)) ен	"		EH	
FH	"	$\langle \langle \rangle$	FH		/	FH	"		FH	
		$\langle \rangle$			$\geq$					
ADR	Register			Register		ADR	Register		ADR	Register
	name			name			name			name
FFFFE280H	CCR4	7	FFFFE290H	BCR4		FFFFE2A0H	CCR5		FFFFE2B0H	BCR5
1H			<b>∠1</b> H	"		1H	"		1H	"
2H	<i>•</i>		2H	*		2H	"		2H	"
3H			3H	<b>m</b>		211 3H	"		211 3H	"
4H	CCD4	$\bigcap$	4H	-		311 4H	CSR5			
<u>_</u>	CSR4 ″	(		/			USR5 ″		4H	
5H	"		5H			5H	"		5H	
6H			6H			6H	"		6H	
7H/	"		── 7H			7H			7H	
8H	SAR4		8H	DTCR4		8H	SAR5		8H	DTCR5
9H	"		9H	"		9H	"		9H	"
AH	"		AH	"		AH	"		AH	"
BH	"		BH	"		BH	"		BH	"
СН	DAR4		СН			СН	DAR5		СН	
DH	"		DH			DH	"		DH	
EH	"		EH			EH	"		EH	
FH	"		FH			FH	"		FH	
111						L	1			



ADR	Register name	ADR	Register name	ADR	Register name	ADR	Register name
FFFFE2C0H	CCR6	FFFFE2D0H	BCR6	FFFFE2E0H	CCR7	FFFFE2F0H	BCR7
1H	<i>"</i>	1H	<i>"</i>	1H	<i>"</i>	1H	<i>"</i>
2H	"	2H	"	2H	"	2H	"
3H	"	2.1 3H	"	211 3H	"	3H	"
4H	CSR6	4H		4H	CSR7	4H	
5H	"	5H		5H	"	5H	
6H	"	6H		6H	"	бН	
7H	"	7H		7H	"	7H	
8H	SAR6	8H	DTCR6	8H <	SAR7	)) 8н	DTCR7
9H	"	9H	"	9H	"	9H	"
AH	"	AH	"	AH	( )	AH	"
BH	"	BH	"	BH	<i>*</i>	BH	"
CH	DAR6 ″	CH		CH	DAR7	CH	
DH	"	DH		्ष्रम्	<i>"</i> \	DH	>
EH FH		EH FH		ÈH.	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	EH FH	
		FTT			$\land$		
					~ <		
ADR	Register			( )	$\square$		
	name		~		(C)	$\overline{\bigcirc}$	
FFFFE300H	DCR					$\mathcal{D}$	
1H	" "		$( \frown )$		$(\overline{\Omega})$		
2H 3H	"		a	$\searrow$ $\frown$	$\langle \vee \rangle$		
3H 4H	RSR		$\leq \langle \rangle$	$\rightarrow$			
411 5H	// // // // // // // // // // // // //		$\frown$				
6H	"	(					
7H	"		$\bigcirc$		$\sim$		
8H		$(\mathcal{C})$	$\sim$	$\frown$			
9H			))	$\sim$			
AH			9	$\langle \langle \rangle \rangle$			
BH				$\leq \geq \rangle$			
СН	DHR	$\gamma$	6	77~~			
DH	"		$\langle \langle \rangle$	(_ ))			
EH	"						
FH	"	$\langle \rangle$		$\geq$			
	$\land \land$	$\sim$					
			$\rightarrow$				
		(7					
		91					
	$\langle \bigcirc \rangle$		$\diamond$				
		$\langle ( ) \rangle$	)				
$\langle -$		$\sim$	/				

[11] CS/WAI	T controller									
ADR	Register	1	ADR	Register		ADR	Register		ADR	Register
	name		,	name		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	name		,	name
FFFFE400H	BMA0		FFFFE410H	BMA4		FFFFE480H	B01CS		FFFFE500H	
1H	"		1H	"		1H	"		1H	
2H	"		2H	"		2H	″		2H	
3H	"		3H	"		3H	"		3H	
4H	BMA1		4H	BMA5		4H	B23CS		4H	reserved
5H	"		5H	"		5H	″		) > 5H	"
6H	"		6H	"		6H	"		6Н	"
7H	"		7H	"		7H	" (7/	$\land$	7H	"
8H	BMA2		8H			8H ^{&lt;}	B45CS	))	8H	
9H	"		9H			9H	"		9H	
AH	"		AH			AH	$\langle \langle \rangle \rangle$		AH	
BH	"		BH			BH	<i>"</i>		BH	
CH	BMA3		СН			СН			СН	
DH	"		DH			DH			AL DH	>
EH	"		EH			EH	$\supset$		EH	
FH	"		FH			FH		(	→ FH	
[12] FLASH	control					$\sim$		$\sim$	$\langle \mathcal{I} \rangle$	
	Register	1		Register						
ADR	name		ADR	name		$\sim$	( ( )		$\searrow$	
FFFFE510H	SEQMOD		FFFFE520H	FLCS			C	$\bigcirc$	)	
1H				// CO		$\geq$		$\mathcal{I}$	, ,	
1H 2H	"		1H 2H	"		>	(// 5)			
2H 3H	"		2H 3H	"						
3H 4H	SEQCNT		3H	reserved	7					
411 5H	<i>"</i>		411 5H/	Teser veu			))			
6H	"		6H	("))			$\checkmark$			
7H	"		7H	~			$\checkmark$			
8H	ROMSEC1		( 8H	reserved						
9H	NOMOLO I		9H	)")		$\sim$				
AH			AH	"	$\sim$					
BH		_	(// бын	"						
СН	ROMSEC2	$\sim$	СН	((	7/					
DH		$\left  \right\rangle$	DH	$\langle \langle \langle \rangle \rangle$	$\langle \rangle$	))				
EH			EH			)				
FH			FH.		$\geq$					
			$\sim$							
[13] ROM co	rroction									
	Register	7 1		Register			Register	1		
ADR	name	11	ADR	name		ADR	name	1		
FFFFFFFF		1	FFFFFFFF					1		
FFFFE540H	ADDREG0		FFFFE550H	ADDREG4		FFFFE560H	ADDREG8	1		
1H 2H	"	((		),, ,,		1H 2H	"	1		
2H 3H			2H 3H	"		2H 3H	"	1		
3H 4H	ADDREG1		3H 4H	ADDREG5		3H 4H	ADDREG9	1		
4H 5H	W ADDREGT		→ 4H 5H	ADDREG5		4H 5H	ADDREG9	1		
он 6Н	"		5H 6H	"		5H 6H	"	1		
он 7Н	"		он 7Н	"		он 7Н	"	1		
8H	ADDREG2	11	8H	ADDREG6		8H	ADDREGA	1		
он 9Н	WDREGZ		оп 9Н	ADDREG0		он 9Н	<i>w</i>	1		
9H AH	"		AH	"		9H AH	"	1		
BH	"		BH	"		BH	"	1		
CH	ADDREG3		CH	ADDREG7		CH	ADDREGB	1		
DH	<i>"</i>		DH	WDREGI "		DH	<i>"</i>	1		
EH	"		EH	"		EH	"	1		
FH	"		FH	"		FH	"	1		
	1	4					1	4		

TMP19A63 (rev1.1)19 -426

[14]	INTUNIT
------	---------

					-					
ADR	Register		ADR	Register		ADR	Register		ADR	Register
ABIX	name		, ion	name		, and the second s	name		/ DIV	name
FFFFE700H	ADCINT		FFFFE710H	TMRBINTD		FFFFE720H	TBTINT		FFFFE740H	
1H	ADOINT		1H			1H			1H	
2H						2H	$\sim$		2H	
			2H					1		
3H			3H			3H	(	(	3H	
4H	TMRBINTA		4H	TMRBINTE		4H			) > 4H	
5H			5H			5H		/	5Н	
6H			6H			6H	~ (7/	$\land$	6H	
7H			7H			7H <		))	7H	
8H	TMRBINTB		8H	CAPINT		8H			8H	
9H			9H			9H	$(\langle \rangle \rangle$		9H	
AH			AH			AH			AH	
BH			BH			вн			BH	
СН	TMRBINTC		СН	CMPINT		Сн	$\searrow$		CH	>
DH	_		DH			DH			DH	
EH			EH				$\sim$	/	ЕН	
FH			FH			EH	$\bigcirc$			
							<			
					1		$\bigcirc$			
15] CG					(	$\sim$	(C)	$\frown$	$\sim$	
ADR	Register		ADR	Register		ADR	Register	$\bigcirc$	ADR	Register
ABIX	name		, ion	name			name	$\square$	/ DIV	name
FFFFEE00H	SYSCR0		FFFFEE10H	IMCGA		FFFFEE20H	EICRCG )		FFFFEE40H	
1H	SYSCR1		1H	"		111.	*		1H	
2H	SYSCR2		2H	"	2	2H	"		2H	
2H 3H	SYSCR3		3H			3H	"		3H	
4H	010010		4H	IMCGB		4H	NMIFLG		4H	
4H 5H				WICGB		4H 5H	WWIFLG		4H 5H	
			5H							
6H			( 6H	5)		6H			6H	
7H			्रम	<u>)</u>		7H	"		7H	
8H			8H	IMCGC		8H			8H	
9H			9н	"		ЭН			9H	
AH		$\sum$	AH	" ((	7/	AH			AH	
BH			BH	"		)) вн			BH	
СН		$\langle /$	СН	IMCGD	)	СН			СН	
DH			DH	"		DH			DH	
EH			EH EH	M	~	EH			EH	
FH	$\sim / $		FH	"		FH			FH	

FH

#### The endian setting has effect on registers that mapped to the 2. Big endian addresses from 0xFFFF_E000 to 0xFFFF_EFFF. [1] PORT registers Register Register Register Register ADR ADR ADR ADR name name name name P0 FFFFF000H FFFFF010H P1 FFFFF020H P2 FFFFF030H P3 1H P0CR 1H P1CR 1H P2CR 1H P3CR 2H P0FC1 2H P1FC1 2H P2FC1 2H P3FC1 ЗH ЗH P1FC2 ЗH P2FC2 ЗH 4H 4H 4H 4H 5H 5H 5H 5H 6H 6H 6H 6H 7H 7H 7H 7H 8H 8H 8H 8H 9H 9H 9H 9H AH AH AH AH P3PUP BH BΗ BH BH CH СН CH ĊН DH DH DH DH ΕH EΗ ÆЙ P2IE EH P3IE FH FH FН ЕĤ Register Register Register Register ADR ADR ADR ADR name name name name FFFFF040H P4 FFFFF050H P5 FFFFF060H P6 FFFFF070H P7 P4CR P5CR P6CR 1H 1H 1H 1H P4FC1 P5FC1 P6FC1 2H 2H 2Ĥ 2H ЗH ЗH ЗH ЗH 4H 4H 4H 4H 5H 5H 5H 5H 6H 6H 6H 6H 7H 7H 7H 7H 8H 8H 8H 8H 9H 9H 9H 9H AH ΛĤ AH AH ΒH P4PUP BН ΒH ΒH СН СН СН СН DH DΗ DH DH P4IE P5IE P6IE P7IE EΗ EΗ EΗ EΗ FH FH FH FH Register Register Register Register ADR ADR ADR ADR name name name name FFFFF080H **P**8 FFFFF090H FFFFF0A0H PA **FFFFF0B0H** ΡВ P9 PBCR ٩Ĥ 1H 1H 1H 2H PBFC1 2H 2H 2H ЗH ЗÌ ЗH ЗH reserved 4H 4H 4H 4H 5H 5H 5H 5H 6H 6H 6H 6H 7H 7H 7H 7H 8H 8H 8H 8H 9H 9H 9H 9H AH AH AH AH BΗ BH BΗ BΗ СН СН СН СН DH DH DH DH P8IE P9IE PBIE EΗ EΗ EΗ PAIE EΗ

#### TMP19A63 (rev1.1)19 -428

FH

FH

FH

ADR	Register		ADR	Register		ADR	Register		ADR	Register
ABR	name		ADR	name		ADR	name		ADR	name
FFFFF0C0H	PC		FFFFF0D0H	PD		FFFFF0E0H	PE		FFFFF0F0H	PF
1H	PCCR		1H	PDCR		1H	PECR	$\sim$	1H	PFCR
2H	PCFC1		2H	PDFC1		2H	PEFC1	1	2H	PFFC1
ЗН	reserved		3H	reserved		3H	reserved		ЗН	PFFC2
4H			4H			4H			() ) 24H	
5H			5H			5H		/	5H	
6H			6H			6H	$\sim$ (0	7/	6H	
7H			7H			7H			)) 7H	
8H			8H			8H		_	8H	
9H			9H			9H		7	9H	DEOD
AH BH			AH BH			AH BH	PEOD		AH	PFOD
СН			СН			СН			СН	
DH			DH			DH	PESEL		DH	PFSEL
EH	PCIE		EH	PDIE		EH/	PEIE		EH	PFIE
FH	1 OIL		FH			FH		>	, OFF	
					I			<	<u> </u>	/
ADR	Register		ADR	Register		ADR	Register	$\sim$	ADR	Register
ABR	name		ABR	name	~		name (	/		name
FFFFF100H	PG		FFFFF110H	PH		FFFF120H	PI		FFFFF130H	PJ
1H	PGCR		1H	PHCR (		1H	PICR		1H	PJCR
2H	PGFC1		2H	PHFC1		2H	PIEC1	)	2H	PJFC1
3H	PGFC2		3H	PHFC2		) 3н	PIFC2		3H	PJFC2
4H			4H		$\geq$	्रम			4H	
5H			5H	(( ))	*	5H	> //		5H	
6H			6H			6H	$\sim$		6H	
7H			7H	$\sim$		7H			7H	
8H			8H			8H			8H	
9H	DCOD		He	PLIOD		9H	DIOD		9H	
AH BH	PGOD		AH	PHOD		AH	PIOD		AH BH	PJOD
СН			СН	/	(	И СН			CH	
DH	PGSEL		DH	PHSEL	$\langle \cdot \rangle$		PISEL		DH	PJSEL
EH	PCIE	/	EH	PHIE		EH	PIIE		EH	PJIE
FH	1 012		FH		Δ	FH FH			FH	1 012
	~ ~					_/				
ADR	Register		ADR	Register	2	ADR	Register		ADR	Register
, ibiri	name	Ľ	, ibit	∧ name			name		, ibit	name
FFFFF140H	PK		FFFFF150H	PL		FFFFF160H	PM		FFFFF170H	PN
्1म्	PKCR )		111	PLCR		1H	PMCR		1H	PNCR
2H	PKFC1		2H	PLFC1		2H	PMFC1		2H	PNFC1
3H	$\geq$		(3H	PLFC2		3H			3H	PNFC2
4H			4H			4H			4H	
5H	$\geq$		5H			5H			5H	
6H	~		6H			6H			6H	
7H			7H			7H			7H	
8H			8H			8H			8H	
9H			9H			9H			9H	DNGD
AH	סעומאס		AH	PLOD		AH			AH	PNOD
BH	PKPUP		BH			BH			BH	
CH DH			СН	PLSEL		CH DH			СН	PNSEL
EH EH	PKIE		DH EH	PLSEL PLIE		DH EH	PMIE		DH EH	PNSEL PNIE
EH FH			EH FH			EH FH				IT INIC
E H I									FH	

ADR	Register name		ADR	Register name		ADR	Register name			
FFFFF180H	PO		FFFFF190H	PP		FFFFF1A0H	PQ			
1H	POCR		1H	PPCR		1H	PQCR			
2H	reserved		2H	reserved		2H	PQFC1	~		
3H	reserved		3Н	reserved		3H		$\bigcirc$		
4H			4H			4H		$\geq$		
5H			5H			5H				
6H			6H			6H			$\bigcirc$	
7H			7H			7H	((	77/		
8H			8H			8H	$\langle \langle \rangle$	$\langle \rangle$		
9H			9H			9H	$\rightarrow$	$\sum$		
AH			AH			AH	$(\bigcirc)$	>		
BH			вн			BH				
СН			СН			СН	$\sim$			
DH	reserved		DH	reserved		DH			$\lambda($	$\geq$
EH	POIE		EH	PPIE		EH	PQIE			$\sim$
FH			FH			(FH)			$\langle \mathcal{D} \rangle$	2
	I						) <	>	$(\bigcirc)$	
[2] 16-bit tim	ner							$\langle$		
ADR	Register		ADR	Register	1	ADR	Register	$\mathcal{P}$	ADR	Register
ADIX	name		ADR	name	$\triangleleft$	ADIN	name			name
FFFFF200H	TB00RUN		FFFFF210H	TB01RUN		FFFFF220H	TB02RUN	~	FFFFF230H	TB03RUN
1H	TB00CR		1H	TB01CR		1H	TB02CR	$\sim$	1H	TB03CR
2H	TB00MOD		2H	TB01MOD		2H	TB02MOD	))	2H	TB03MOD
211 3H	TB00FFCR		211 3H	TB01NOD		3H	TB02FFCR		211 3H	TB03FFCR
4H	TB00ST		4H	TB011ST		4.H	TB02ST	-	4H	TB03ST
411 5H	TB0031		411 5H	TB0131	2	5H	TB0231 TB02IM		411 5H	TB0331 TB03IM
6H	TB00UCL		6H	TB01UCL		5N 6H	TB02UCL		6H	TB03UCL
7H	TB00UCH		7H	TB01UCH		7H	TB02UCH		7H	TB03UCH
8H	TB00RG0L		8H	TB01RG0L		8H	TB02RG0L	-	8H	TB03RG0L
9H	TBOORGOL		9H	TB01RG0L		9H	TB02RG0L		9H	TB03RG0L
AH	TB00RG1L		AH	TB01RG1L		AH	TB02RG011		AH	TB03RG01L
BH	TB00RG1H		ВН	TB01RG1H		BH	TB02RG1E		BH	TB03RG1E TB03RG1H
СН	TB00CP0L	$\frown$	CH	TB01CP0L	6	СН	TB02CP0L	-	CH	TB03CP0L
DH	TB00CP0L			TB01CP0L	$\mathbb{V}$	О	TB02CP0L TB02CP0H		DH	TB03CP0L TB03CP0H
		$\geq$								
EH FH	TB00CP1L TB00CP1H		EH FH	TB01CP1L TB01CP1H	-	EH FH	TB02CP1L TB02CP1H		EH FH	TB03CP1L TB03CP1H
	TBUUCFIII				_	<u>r</u> - FH	TB02CF III			TB03CF III
	Register			Register	ļ.		Register	1		Register
ADR	name	力	ADR			ADR	name		ADR	name
FFFFF240H	TB04RUN		FFFFF250H	TB05RUN		FFFFF260H	TB06RUN	1	FFFFF270H	TB07RUN
	TB04R0N		1H	TB05CR		гггг260н 1Н	TB06CR	1	гггг270н 1Н	TB07CR
2H	TB04CK		2H	TB05MOD		2H	TB06MOD		2H	TB07CK TB07MOD
2H 3H	TB04WOD		C 3H	TB05FFCR		2H 3H	TB06FFCR	1	2H 3H	TB07MOD TB07FFCR
4H	TB04FFCR TB04ST		4H	TB05FFCK		3H 4H	TB06ST	1	<u>зн</u> 4Н	TB07FFCK TB07ST
4H 5H	TB0451 TB04IM		4H 5H	TB05ST TB05IM		4H 5H	TB06ST TB06IM	1	4H 5H	TB07S1 TB07IM
5н 6Н	TB04IM		5⊟ 6H	TB05IM TB05UCL		5H 6H	TB06UCL	1	5H 6H	TB07IM TB07UCL
7H	TB04UCH TB04RG0L		7H	TB05UCH		7H	TB06UCH	1	7H	TB07UCH
8H 이너			8H	TB05RG0L		8H	TB06RG0L		8H 이니	TB07RG0L
9H	TB04RG0H		9H	TB05RG0H		9H	TB06RG0H	1	9H	TB07RG0H
AH BH	TB04RG1L		AH BU	TB05RG1L		AH BH	TB06RG1L	1	AH BU	TB07RG1L
BH	TB04RG1H		BH	TB05RG1H		BH	TB06RG1H		BH	TB07RG1H
CH	TB04CP0L		CH	TB05CP0L		CH	TB06CP0L	1	CH	TB07CP0L
DH	TB04CP0H		DH	TB05CP0H		DH	TB06CP0H		DH	TB07CP0H
EH	TB04CP1L		EH	TB05CP1L		EH	TB06CP1L	1	EH	TB07CP1L
FH	TB04CP1H		FH	TB05CP1H		FH	TB06CP1H	1 1	FH	TB07CP1H

ADR	Register name	ADR	Register name		ADR	Register name		ADR	Register name
FFFFF280H	TB08RUN	FFFFF290H			FFFFF2A0H	TB 0 ARUN		FFFFF2B0H	TBOBRUN
1H	TB08CR	11			1H	TBOACR		1H	TBOBCR
2H	TB08MOD	21			2H	TBOAMOD		2H	TBOBMOD
3H	TB08FFCR	31			211 3H	TBOAFFCR	1	3H	TBOBFFCR
4H	TB08ST	4			4H	TBOAST		4H	TBOBST
5H	TB08IM	51			5H	TBOAIM		5H	TBOBIM
6H	TB08UCL	6			6H	TBOAUCL		бН	TBOBUCL
7H	TB08UCH	71			7H	TBOAUCH	$\sum$	7H	TBOBUCH
8H	TB08RG0L	8			8H	TBOARGOL		8Н	TB0BRG0L
9H	TB08RG0H	9F			9H	TBOARGOH		9H	TB0BRG0H
AH	TB08RG1L	AF			AH	TB0ARG1L		AH	TB0BRG1L
вн	TB08RG1H	BH			BH	TB0ARG1H		BH	TB0BRG1H
СН	TB08CP0L	CH			CH	TBOACPOL		CH	TB0BCP0L
DH	TB08CP0L	DH			DH	TBOACPOL		DH	TB0BCP0L
EH	TB08CP011 TB08CP1L	EH			EH	TB0ACP011		EH	TB0BCP011
FH	TB08CP1L TB08CP1H	FH			(FH	TB0ACP1L		FH	TB0BCP1L
111		L 11					>		TBOBCI III
	Register	4.5.5	Register			Register	$\langle$		Register
ADR	name	ADR	name	(	ADR	name	7	ADR	name
FFFFF2C0H	TB0CRUN	FFFFF2D0H	I TB0DRUN	2	FFFFF2E0H	TBOERUN		FFFFF2F0H	TB0FRUN
1H	TB0CCR	1⊦	I TBODCR		1H	TB0ECR	<	/ 1H	TB0FCR
2H	TB0CMOD	2⊦	I TBOMOD		2H	TB0EMOD	$\sum$	2H	TB0FMOD
3H	TB0CFFCR	31	I TB0DFFCR		<u>→</u> 3H	TBOEFFCR	$\mathcal{I}$	3H	TB0FFFCR
4H	TB0CST	4H	TBODST		/4H	TBOEST	ŕ	4H	TB0FST
5H		5H	I TBODIM	>	5H	TBOEIM		5H	<b>TB0FIM</b>
6H	TB0CUCL	6H	I TBODUCL		6H	TBOEUCL		6H	TB0FUCL
7H	TB0CUCH	7H	I TBODUCH		7H	TB0EUCH		7H	TB0FUCH
8H	TB0CRG0L	81	TBODRGOL		∧ 8H	TB0ERG0L		8H	TB0FRG0L
9H	TB0CRG0H	91	TB0DRG0H		9H	TB0ERG0H		9H	TB0FRG0H
AH	TB0CRG1L	AF	TB0DRG1L		AH	TB0ERG1L		AH	TB0FRG1L
BH	TB0CRG1H	( BH	TB0DRG1H		BH	TB0ERG1H		BH	TB0FRG1H
СН	TB0CCP0L	CH	TBODCPOL		СН	TB0ECP0L		СН	TB0FCP0L
DH	твоссрон		TBODCPOH	(	ОН ОН	TB0ECP0H		DH	TB0FCP0H
EH	TB0CCP1L	EH	TB0DCP1L	$\bigvee$	🕖 ен	TB0ECP1L		EH	TB0FCP1L
FH	TB0CCP1H	FF	I TB0DCP1H		FH FH	TB0ECP1H		FH	TB0FCP1H
			$\langle -$		$\geq$				
ADR	Register	ADR	Register		ADR	Register		ADR	Register
, , , , , , , , , , , , , , , , , , , ,	name	, ibit	name	2	7.011	name			name
FFFFF300H	TB10RUN	FFFFF310H	I TB11RUN		FFFFF320H	TB12RUN		FFFFF330H	TB13RUN
1H	TB10CR	11			1H	TB12CR		1H	TB13CR
<2₩	TB10MOD	21			2H	TB12MOD		2H	TB13MOD
314	TB10FFCR	→ (3+			3H	TB0AFFCR		3H	TB13FFCR
4H	TB10ST				4H	TB12ST		4H	TB13ST
5H	TB10IM	5F			5H			5H	TB13IM
6H.	TB10UCL	61			6H	TB12UCL		6H	TB13UCL
7H	TB10UCH	71			7H	TB12UCH		7H	TB13UCH
8H	TB10RG0L	81			8H	TB12RG0L		8H	TB13RG0L
9H	TB10RG0H	9F			9H	TB12RG0L		9H	TB13RG0L
AH	TB10RG1L	AF			AH	TB12RG1L		AH	TB13RG1L
BH	TB10RG1H	BH			BH	TB12RG1H		BH	TB13RG1H
CH	TB10CP0L	CH			СН	TB12CP0L		CH	TB13CP0L
DH	TB10CP0H	DF			DH	TB12CP0H		DH	TB13CP0H
EH	TB10CP1L	EH			EH	TB12CP1L		EH	TB13CP1L
FH	TB10CP1H	FH			FH	TB12CP1H		FH	TB13CP1H

FFFFF30H         B14RUN         FFFFF30H         B15RON         B16RON         B16RON         B16RON           2H         B14ACD         2H         TB15ROD         3H         TB16ROD         3H         TB17ROD	ADR	Register name		ADR	Register name		ADR	Register name		ADR	Register name
2H         TB14MOD         2H         TB15MOD         2H         TB16MOD         2H         TB17FCR           3H         TB14FCR         3H         TB15FCR         3H         TB17FCR         3H         TB17FCR           4H         TB14FC         3H         TB15ST         3H         TB17FCR         3H         TB17FCR           3H         TB14FCH         7H         TB1SUCL         7H         TB10UCL         7H         TB10UCL         7H         TB10UCL         7H         TB17COL         7H         TB10UCL         7H         TB10UCL         7H         TB10UCL         7H         TB17COL         7H         TB10UCL         7H         TB10UCL         7H         TB10UCL         7H         TB10UCL         7H         TB17COL         7H         TB10UCL         7H         TB17COL         7H         TB10UCL         7H         TB17COL	FFFFF340H	TB14RUN		FFFFF350H	TB15RUN		FFFFF360H	TB16RUN		FFFFF370H	TB17RUN
3H         1514FFCR         3H         1515FFCR         3H         1515FFCR         3H         1515FFCR         3H         1517FFCR         3H         1517FCR	1H	TB14CR		1H	TB15CR		1H	TB16CR		1H	TB17CR
4H         TB143T         4H         TB15T         4H         TB15T         4H         TB17T           SH         TB14UCL         7H         TB14UCL         7H         TB15IM         SH         TB15IM         SH         TB16UCL         7H         TB16UCL         7H         TB16UCL         7H         TB16UCH         SH         TB17CDL         SH         TB16UCH         SH         TB17CDL	2H	TB14MOD		2H	TB15MOD		2H	TB16MOD		2H	TB17MOD
SH         TB14M         SH         TB15M         SH         TB15M         SH         TB15M         SH         TB17DL           GH         TB14UCH         GH         TB15UCL         7H         TB16UCH         7H         TB17UCL           GH         TB14ACH         GH         TB15UCL         7H         TB16UCH         7H         TB17UCL           GH         TB14ACH         GH         TB15CROL         GH         TB16RGOL         GH         TB17RCOL           GH         TB14ACH         GH         TB15CPOL         CH         TB16RGOL         GH         TB17RCOL           GH         TB14CPOH         DH         TB15CPOH         GH         TB16CPOH         GH         TB17CPOL           GH         TB14CPOH         DH         TB15CPOH         GH         TB16CPOH         GH         TB17CPOL           GH         TB14CPOH         DH         TB15CPOH         GH         TB16CPOH         GH         TB17CPOL           GH         TB14CPOH         DH         TB15CPOH         GH         TB16CPOH         GH         TB17CPH           FFFF330H         TB16RDO         2H         TB16RDO         TB16RDO         GH         TB17CPH         GH	3H	TB14FFCR		3H	TB15FFCR		3H	TB16FFCR		ЗН	TB17FFCR
6H         TB14UCL         6H         TB15UCL         6H         7H         TB17UCL         7H         TB1	4H	TB14ST		4H	TB15ST		4H	TB16ST		4H	TB17ST
7H         TB14RQLI         7H         TB15UCH         7H         TB15UCH         7H         TB17UCH           8H         TB14RQUI         8H         TB15RQUI         8H         TB16RQUI         8H         TB17RQUI           8H         TB14RQUI         8H         TB15RGUI         8H         TB16RGUI         8H         TB17RQUI           8H         TB14RQUI         8H         TB15RGUI         8H         TB16RGUI         8H         TB17RQUI           8H         TB14RQUI         8H         TB15RGUI         8H         TB16RGUI         8H         TB17RQUI           8H         TB14CPUL         CH         TB15CPUL         CH         TB16RCPUL         6H         TB17RQUI           8H         TB14CPUL         FH         TB15CPUL         CH         TB16RDUI         6H         TB17CPUL           8H         TB14CPUL         FH         TB15CPUL         CH         TB17CPUL         6H         TB17CPUL         7H         TB17CPUL           8H         TB16RDUI         FFFF53QH         TB16RDUI         FFFF53QH         TB16RDUI         7H         TB17CPUL         7H         TB17CPUL         7H         TB17CPUL         7H         TB17CPUL         7H         T	5H	TB14IM		5H	TB15IM		5H	TB16IM		5H	TB17IM
8H         TB14RG0L         8H         TB15RG0L         8H         TB15RG0L         8H         TB17RG0L         8H         TB17RG0L <th< td=""><td>6H</td><td>TB14UCL</td><td></td><td>6H</td><td>TB15UCL</td><td></td><td>6H</td><td>TB16UCL</td><td></td><td>бН</td><td>TB17UCL</td></th<>	6H	TB14UCL		6H	TB15UCL		6H	TB16UCL		бН	TB17UCL
9HTB14RG0H AH9HTB15RG0H TB14RG1L AH9HTB18RG0H TB17RG1L BH9HTB17RG0H TB17RG1L BHAHTB14RG1L BHBHTB15RG0H TB15CP0LAHTB17RG1L BHBHTB17RG1L BHCHTB14CP0L CHCHTB15CP0L 	7H	TB14UCH		7H	TB15UCH		7H	TB16UCH	7	✓ 7H	TB17UCH
AH         TB14RG1L         AH         TB15RG1L         AH         TB15RG1L         AH         TB17RG1L           BH         TB14CP0L         CH         TB15CP0L         CH         TB15CP0L         CH         TB17CP0L           DH         TB14CP0L         DH         TB15CP0L         CH         TB15CP0L         CH         TB17CP0L           EH         TB14CP1L         EH         TB15CP0L         CH         TB15CP0L         DH         TB17CP1L           FFFF530H         TB16R0TL         EH         TB15CP1L         FH         TB17CP1L         EH         TB17CP1L           FFFF530H         TB18R0N         FFFF530H         TB18R0N         FFFF530H         TB17R0N         EH         TB17CP1L           ADR         Register         name         FFFFF30H         TB14R0N         EH         TB17CP1L         FH         FH         FB17CP1L         FH         FB17CP1L         FH         FB17CP1L         FH         FB17CP1L         FH         FB17CP1L         FH         FB17CP1L	8H	TB14RG0L		8H	TB15RG0L		8H	TB16RG0L		)) 8н	TB17RG0L
BH         TB14RG1H         BH         TB15RG1H         BH         TB18RG1H         BH         TB18RG1H           CH         TB14CP0L         CH         TB15CP0L         DH         TB15CP0L         DH         TB17CP0L         TB17CP0L         TB17CP0L         TB17CP0L         TB17CP0L         TB17CP0L         TB17CP0L         TB17CP0L         TB17CP0L         TB	9H	TB14RG0H		9H	TB15RG0H		9H	TB16RG0H		9Н	TB17RG0H
CHTB14CP0LCHTB15CP0LCHTB16CP0LDHTB14CP1LDHTB15CP0HDHTB17CP0LEHTB14CP1HEHTB15CP1LDHTB17CP1LFHTB14CP1HFHTB15CP1HFHTB17CP1LADRRegister nameADRRegister nameADRRegister nameFFFFF380HTB18RUN 1B18RUNFFFFF30HTB18RUN 1B18RUNFFFFF30HTB18RUN 1H1HTB14CP1HFHTB14CP1HFH2HTB18RUN 2HTB18RUN 2HTB18RUN 2HTB14RCPC3HTB18FCR2HTB19MOD 3HTB14RCR2HTB18RUL 2HTB18RUN 2HTB14RCR3HTB18FCR3HTB19FCR3HTB18FCR3H3HTB18RCR2H3HTB18RCR3H3HTB18RCR3H3HTB18RCR3HBHTB19RCR3HTB18RCR3H3HTB18RCR3HBH3HTB18RCR3HBH3HTB18RCR3HBH3HBH3HBH3HBH3HBH3HBH3HBH3HBH3HBH3HBH3HBH3HBH3HBH3HBH3HBH3HBH <t< td=""><td>AH</td><td>TB14RG1L</td><td></td><td>AH</td><td>TB15RG1L</td><td></td><td>AH</td><td>TB16RG1L</td><td>7</td><td>AH</td><td>TB17RG1L</td></t<>	AH	TB14RG1L		AH	TB15RG1L		AH	TB16RG1L	7	AH	TB17RG1L
DHTB14CP0HDHTB15CP0HDHTB15CP0HDHTB17CP1HEHTB14CP1HFHTB15CP1LFHTB15CP1LFHTB17CP1LADRRegister nameADRRegister nameADRRegister nameADRRegister nameFFFFF380HTB18RUN 1HTB18CRFFFFF390HTB19RUN 1HTB1ACRFFFFF380HTB18RUN 1H1HTB18CR 2HTB18RCR2HTB19RUN 1HTB1ACRFFFFF380HTB18RUN 1H2HTB18KCR 2HTB19RUN 2HTB14KOD2HTB14KOD 2HTB18RUN 2HTB18RUN 2HTB18RUN 2H3HTB18FCR 3H3HTB19FCR3HTB1ARCR 2HTB18RUN 2HTB18RUN 2HTB18RUN 2HTB18RUN 2H4HTB18FCR 3H3HTB19FCR3HTB1ARCR 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3HTB18RUN 3	BH	TB14RG1H		BH	TB15RG1H		BH	TB16RG1H		BH	TB17RG1H
EHTB14CP1LEHTB15CP1LEHTB16CP1LEHTB17CP1LADRRegister nameADRRegister nameADRRegister nameADRRegister nameFFFFF300HTB18RNNFFFFF30HTB19RNNFFFFF30HTB18RNNFFFFF30HTB18RNN1HTB18C24TB19MOD24TB14ACPC24TB18BNN3HTB18FCR3HTB19FFCR3HTB14FFCR3HTB18FFCR4HTB18ST4HTB19ST4HTB1AST4HTB18ST5HTB18UCH6HTB19UCH5HTB1AMCH6HTB18UCH8HTB18RGOL8HTB18RGOL8HTB1ARGOL8HTB18RGOL9HTB18RGOL8HTB18RGOL8HTB18RGOL8HTB18RGOL9HTB18RGOL8HTB18RGOL8HTB18RGOL8HTB18RGOL9HTB18RGOL8HTB18RGOL8HTB18RGOL8HTB18RGOL9HTB18RGOL8HTB18RGOL8HTB18RGOL8HTB18RGOL9HTB18CP1HCHTB19CP0LCHTB1ACPOLCHTB18CP0L0HTB18CP1HFFFFF3D0HTB10NDFFFF52DHTB12CP1LEHTB18CP1H1HTB12CP1HFFFFF3D0HTB10NDFFFF52DHTB12CP1LEHTB18CP1H1HTB12CP1HFFFFF3D0HTB10NDFFFF52DHTB12CP1LEHTB18CP1H1HTB18CP1	СН	TB14CP0L		СН	TB15CP0L		CH	TB16CP0L		CH	TB17CP0L
FHTB14CP1HFHTB15CP1HFHTB15CP1HFHTB17CP1HADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister nameFFFFF380HTB198RUN 1HTB198CR1HTB198CRTB19RUNFFFFF380HTB18RUNFFFFF580HTB18RUN2HTB180CD 2HTB199MOD 3H2HTB14MOD 3HTB19FFCRTB19FFCRTB19FFCRADRRegister name4HTB18ST4HTB19ST 4HTB19FFCR3HTB14FFCRHTB18BCD7HTB180CL 7H6HTB19RCH 7H7HTB18CCHHHHH8HTB18RCOL 7H8HTB14RCOL 7H8HTB14RCOL 7HHHHHHHHH8HTB18RCOL 7H9HTB19RCOL 7H9HTB19RCOL 7H9HHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHHH	DH	TB14CP0H		DH	TB15CP0H		DH	TB16CP0H		(DH	TB17CP0H
ADRRegister nameADRRegister nameADRRegister nameFFFF530HTB18RUNFFFF530HTB19RUNHB138CRADRRegister name1HTB18RCRHFFFF530HTB19RUNHB134FCRADRRegister name2HTB18BCR2HTB19MOD2HTB14ARCRHTB18BCN3HTB18FFCR3HTB19FFCR3HTB14FFCRHTB18BCN4HTB18CCL6HTB19UCL6HFFFF30HTB18CDHTB18CD7HTB18UCL7HTB19KCL6HTB14ACLHTB18CDHTB18CD8HTB18RC0L8HTB18RC0L8HTB18RC0L8HTB18CDHTB18CD9HTB18RC0L9HTB19RC0L8HTB1ARC0L8HTB18CDHTB18CD9HTB18RC0L9HTB19RC1LBHBHB14RC1LBHHTB18CDL0HTB18CD1LBHTB19CD1BHB14RC1LBHTB18CDLHTB18CDL0HTB18CD1LBHTB19CD1BHB14RC1LBHTB18CDLHTB18CDL0HTB18CD1LBHTB19CD1BHB14RC1LBHTB18CDLHTB18CDL0HTB18CD1LBHTB19CDCBHB14RC1LBHTB18CDLHTB18CDL0HTB18CD1LBHTB19CDCB1510CCBHTB18CDLHTB18CDL<	EH	TB14CP1L		EH	TB15CP1L		EH	TB16CP1L		EH.	TB17CP1L
name         name         name         name         name           FFFFF380H         TB18RUN         FFFFF30H         TB19RUN         FFFFF30H         TB18RUN           1H         TB18MOD         2H         TB19MOD         2H         TB18MOD         2H         TB18MOD           3H         TB19FFCR         3H         TB19FFCR         3H         TB19FFCR         3H         TB18MOD           3H         TB18KDU         2H         TB19MOD         2H         TB18MOD         2H         TB18MOD           3H         TB19FFCR         3H         TB19FFCR         3H         TB18FCR         3H         TB18FCR           4H         TB18CR         4H         TB18RGUL         6H         TB18ROL         6H         TB18UL         6H         TB18UL         6H         TB18CQL         6H         TB	FH	TB14CP1H		FH	TB15CP1H		( ( ਸਮ	TB16CP1H		FH	TB17CP1H
name         name         name         name         name           FFFFF380H         TB18RUN         FFFFF30H         TB19RUN         FFFFF30H         TB18RUN           1H         TB18MOD         2H         TB19MOD         2H         TB18MOD         2H         TB18MOD           3H         TB19FFCR         3H         TB19FFCR         3H         TB19FFCR         3H         TB18MOD           3H         TB18KDU         2H         TB19MOD         2H         TB18MOD         2H         TB18MOD           3H         TB19FFCR         3H         TB19FFCR         3H         TB18FCR         3H         TB18FCR           4H         TB18CR         4H         TB18RGUL         6H         TB18ROL         6H         TB18UL         6H         TB18UL         6H         TB18CQL         6H         TB						-		$// \diamond$			)
name         name         name         name         name           FFFF380H         TB18RUN         FFFF390H         TB19RUN         FFFF30H         TB1ARUN         FFFF30H         TB18RUN           1H         TB19ROD         2H         TB19MOD         2H         TB19MOD         2H         TB19MOD         2H         TB18MOD         2H         TB18KOL         6H         TB18KOL         7H         TB18COL         7H	ADR	Register		ADR	Register		ADR	Register	<	ADR	Register
1H         TB18CR         1H         TB19CR         1H         TB1ACR         2H         TB1AMOD         2H         TB1AMOD         2H         TB1AMOD         2H         TB1AMOD         3H         TB1AND         3H         TB1ACL         6H         TB1AND         3H         TB1ACL         6H         TB1ACL         6H         TB1ACL         6H         TB1ACL         7H         7H <th7h< th=""></th7h<>		name			name		$\langle \rangle \rangle$	name	$\Box$		name
2H         TB18MOD         2H         TB19MOD         2H         TB14MOD         2H         TB14MOD         3H         TB19FCR           3H         TB18FFCR         3H         TB19FFCR         3H         TB18FFCR         3H         TB18FFCR           4H         TB18ST         4H         TB19FCR         3H         TB14MOD         3H         TB18FCR           6H         TB18UCL         6H         TB19HM         6H         TB1ACL         6H         TB18UCL           7H         TB18UCL         7H         TB19HM         6H         TB14MCL         6H         TB18UCL           8H         TB18RG0L         8H         TB14MCCL         7H         TB18BCDL         8H         TB18RG0L         8H         TB18RG1L         AH         TB18RG1L         AH         TB18RG1L         AH         TB18RG1L         AH         TB18CPOH         DH         TB19RG1L         TB18CPOH	FFFFF380H	TB18RUN		FFFFF390H	TB19RUN	2	FFFFF3A0H	TB1ARUN		FFFFF3B0H	TB1BRUN
3H         TB18FFCR         3H         TB19FFCR         3H         TB1AFFCR         3H         TB1AFFCR           4H         TB18ST         4H         TB19ST         4H         TB1AFFCR         3H         TB1AFFCR           4H         TB18ST         5H         TB18M         5H         TB18M         5H         TB18M           6H         TB18UCH         7H         TB19UCH         7H         TB1AFFCR         5H         TB18M           7H         TB18UCH         7H         TB19UCH         7H         TB1ACH         6H         TB1AUCH           7H         TB18CH         8H         TB18RGH         6H         TB1ACH         7H         TB1ACH           8H         TB18RGH         9H         TB18RGH         8H         TB1ARGH         8H         TB18RGH           8H         TB18RGH         9H         TB13CPOL         0H         TB1ACPOL         0H         TB1ACPOL           9H         TB18CPOL         0H         TB13CPOL         0H         TB1ACPOL         0H         TB1ACPOL           0H         TB13CPOL         0H         TB13CPOL         0H         TB1ACPOL         0H         TB1ACPOL         0H         TB1ACPOL         0H<	1H	TB18CR		1H	TB19CR		1H	TB1ACR	2	/ 1H	TB1BCR
4HTB18ST4HTB19ST4HTB1AST4HTB1AST5HTB18MCL5HTB19MCL5HTB1AML5HTB1AML6HTB18UCL7HTB19UCH7HTB14UCL7HTB18UCL7HTB18UCH7HTB19UCH7HTB19UCH7HTB18UCL7HTB18UCH8HTB18RG0L8HTB1ARG0L8HTB18RG0L8HTB18RG1L8HTB18RG1L8HTB18RG1L8HTB18RG1L8HTB18RG1HBHTB19RG1L8HTB1AC0L8HTB18RG1L8HTB18RC1HBHTB19RG1L8HTB18RG1L8HTB18RG1L8HTB18RC1HBHTB19RG1L8HTB18RG1L8HTB18RG1H8HTB18RC1HCHTB19CP0LCHTB1ACP0LCHTB18CP0L9HTB18CP1LFHTB19CP1LFHFB18CP1LEHTB1ACP1LEHTB18CP1L9HTB18CP1HFHFB19CP1LFHFB1ACP1HFHTB18CP1LEHTB1ACP1LEHTB18CP1L9HTB16CP1LFHFB19CP1LFHFB1ACP1HFHFB1BCP1LEHTB1ACP1LEHTB18CP1H9HTB19CP1LFHFB19CP1LFHFB1ACP1HFHFHFB1BCP1HFHFB1BCP1H9HTB19CP1LFHFB1DCP1FHFB1ACP1HFHFHFB1BCP1HFHFB1BCP1H9HTB12CP0H <td>2H</td> <td>TB18MOD</td> <td></td> <td>2H</td> <td>TB19MOD</td> <td></td> <td>2H</td> <td>TB1AMOD</td> <td></td> <td>2H</td> <td>TB1BMOD</td>	2H	TB18MOD		2H	TB19MOD		2H	TB1AMOD		2H	TB1BMOD
SHTB18IM TB18UCLSHTB19IM TB19UCLSHTB1AM TB14UCLSHTB1AM TB1AUCL7HTB18UCL7HTB19UCL7HTB14UCL7H6HTB14UCL7HTB18RG0L8HTB18RG0L8HTB1ARG0L8H7H1B1ARG0L9HTB18RG0L8HTB18RG0L8HTB1ARG0L8HTB1ARG0L8HTB1ARG0L9HTB18RG0L8HTB1ARG1L8HTB1ARG0L8HTB1ARG0L8HTB1ARG0L9HTB18RG1L8HTB19RG1L8HTB1ARG1L8HTB1ARG0L8HTB1ARG0L9HTB18RC0L9HTB19RG1L8HTB1ARC0H9HTB1BRC0L8HTB1ARC0H9HTB18CP0H9HTB19CP0L0HTB1ACP0L0HTB1BCP0H0HTB1BCP0H0HTB18CP0H9HTB19CP1L0HTB1ACP0L0HTB1BCP0H0HTB19CP1HFHTB19CP1LFHFHTB1ACP1LFHTB1BCP1H0HTB13CP0HPHTB19CP1LFHFHTB1ACP1LFHTB1BCP1H0HTB13CP0HFHTB19CP1LFHTB1ACP1LFHTB1BCP1HFHTB1BCP1H0HTB13CP0HFFFFF3E0HTB1CR0H7HTB1BCP1HFHTB1ACP1HFHTB1BCP1H1HTB19CP1HFFFFF3E0HTB1CR0H7HTB1BCP1HFHFHTB1ACP1HFHFHFHTB1ACP1H <t< td=""><td>3H</td><td>TB18FFCR</td><td></td><td>3H</td><td>TB19FFCR</td><td></td><td>→ 3H</td><td>TB1AFFCR</td><td></td><td>3H</td><td>TB1BFFCR</td></t<>	3H	TB18FFCR		3H	TB19FFCR		→ 3H	TB1AFFCR		3H	TB1BFFCR
6HTB18UCL6HTB19UCL6HTB1AUCL6HTB1AUCL7HTB18RG0L8HTB18RG0L8HTB1ARG0L8HTB1BRG0L9HTB18RG0H9HFB19RG0L8HTB1ARG0L8HTB1BRG0L9HTB18RG0H9HFB19RG0L8HTB1ARG0L8HTB1BRG0L9HTB18RG1HAHTB19RG1LAHTB1BRG0HAHTB1BRG0H0HTB18CPOLCHTB19CPOLCHTB1ACPOLCHCH0HTB18CPOLCHTB19CPOLCHTB1ACPOLCHTB1BCPOL0HTB18CPOLCHTB19CPOLCHTB1ACPOLCHTB1BCPOL0HTB18CPOLCHTB19CPOLCHTB1ACPOLCHTB1BCPOL0HTB13CPOHEHTB19CPOLCHTB1ACPOLCHTB1BCPOL0HTB13CPOHFFFFF3COHTB1CPOHEHTB1ACPOLCHTB1BCPOL0HTB13CPOHFFFF53COHTB1CROHFFFF53COHTB1FRUNFFFF53COHTB1FRUN1HTB1CCR2HTB10DROD2HTB1EROD2HTB1FRUN1HTB10FCR3HTB10FFCR3HTB1FFCR3HTB1FFCR3HTB10FCR3HTB1DFGCN3HTB1FFCR3HTB1FFCR3HTB10CH7HTB1DUCL6HTB1ECUL6HTB1FCCL3HTB10FCR3HTB1DRGOL8HTB1FRGOL8HT	4H	TB18ST		4H	TB19ST		4H	TB1AST		4H	TB1BST
THTB18UCHTHTB19UCHTHTB1AQCHTHTHTB1BUCH8HTB18RG0L8HTB18RG0L8HTB18RG0L8HTB18RG0L8HTB18RG0L9HTB18RG1HAHTB19RG1HAHTB19RG1HAHTB18RG1L8HTB18RG1LBHTB18RG1HBHTB19RG1HBHBHTB1ARG1LAHTB18RG1HCHTB18CP0HCHTB19CP0LCHTB19CP0LCHTB18CP0HDHTB18CP0HEHTB19CP1LFHTB1ACP0LCHTB18CP0HEHTB18CP1HFHTB19CP1HFHFHFHFHFFFF53C0HTB1CRUNFFFFF3D0HTB1DRUNFFFFF53C0HTB1ERUN1HTB1CCR1HTB1DCR1HTB1EFCR3HTB1FFCR3HTB1CROD2HTB1DNC2HTB1EMDD2HTB1EMDD3HTB1CFFCR3HTB1EFFCR3HTB1FFCR3HTB1FFCR4HTB1CUCL6HTB1DUCL7HTB1DUCH7HTB1EROL8HTB1FRG0L3HTB1CRC0L8HTB1DRG0L8HTB1ERG0L8HTB1FRG0L8HTB1FRG0L3HTB1CCCD6HTB1DUCH7HTB1DUCH7HTB1ECCH7HTB1FCGL3HTB1CRC0L8HTB1DRG0L8HTB1ERG0L8HTB1FRG0L8HTB1FRG0L3HTB1CRC0L8HTB1DRG0L8HTB1ER	5H	TB18IM		5H	TB19IM	>	<b>5</b> H	TB1AIM		5H	TB1BIM
8HTB18RG0L 9H9HTB18RG0L 9H8HTB1ARG0L 9H8HTB1ARG0L 9H8HTB1ARG0L 9H8HTB1ARG0L 9H8HTB1BRG0L 9H8HTB1BRG0L 9H8HTB1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H9H7B1BRG0L 9H7H7B1BRG0L 9H7H7B1BRG0L 9H7H7B1BRG0L 9H7H7B1BRG0L 9H7H7B1BRG0L 9H7B1BRDN 7H7H7B1BCN7H7B1BCN 7H7H7B1BCN 7H7H7B1BCN 7H7H7B1BCN 7H7H7B1BCN 7H7H7B1FCR 7H7H7B1FCR 7H7H7B1FCR 7H7H7B1FCR 7H7H7B1FCR 7H7H7B1FCR 7H7H7B1FCR 7H7H7H7B1FCR 7H7H7H7B1FCR 7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H </td <td>6H</td> <td>TB18UCL</td> <td></td> <td>6H</td> <td>TB19UCL</td> <td>/</td> <td>6H</td> <td>TB1AUCL</td> <td></td> <td>6H</td> <td>TB1BUCL</td>	6H	TB18UCL		6H	TB19UCL	/	6H	TB1AUCL		6H	TB1BUCL
9HTB18RG0H AH9HTB19RG0H AH9HTB1ARG0H AH9HTB1ARG0H AH9HTB1BRG0H AHAHTB18RG1HBHTB19RG1HAHTB1ARG1LBHTB1ARG1LAHTB1BRG1LBHTB18RC1HBHTB19RG1HBHTB1ARG1HBHTB1ARG1LBHTB1BRG1HCHTB18CP0HCHTB19CP0LCHTB1ACP0LCHTB1BCP0LDHTB18CP1HFHTB19CP1HFHTB1ACP0HCHTB1BCP0HFHTB18CP1HFHTB19CP1HFHTB1ACP0HCHTB1BCP0HFHTB18CP1HFHTB19CP1HFHTB1ACP0HCHTB1BCP0HFHTB18CP1HFHTB19CP1HFHTB1ACP0HCHTB1BCP0HFHTB18CP1HFHTB19CP1HFHTB1ACP0HCHTB1BCP0HFHTB18CP1HFHTB19CP1HFHTB1ACP0HCHTB1BCP0HFFFF53C0HTB1CRUNFFFF53CHTB1ACP0HTB1FRUNFHTB1BCP1HTB1CRUNFFFFF3CHTB1CRUNFFFF53CHTB1FRUNFFFF53CHTB1FRUN1HTB1CRCR1HTB1CRCR1HTB1ECR3HTB1FFCR2HTB1CND2HTB1DFCR3HTB1EFFCR3HTB1FFCR3HTB1CRCN1HTB1CRCN1HTB1ERC1HTB1FRCN3HTB1CND2HTB1DFCR3HTB1EFFCR3HTB1FFCR <td>7H</td> <td>TB18UCH</td> <td></td> <td>7H</td> <td>TB19UCH</td> <td></td> <td>7H</td> <td>TB1AUCH</td> <td></td> <td>7H</td> <td>TB1BUCH</td>	7H	TB18UCH		7H	TB19UCH		7H	TB1AUCH		7H	TB1BUCH
AHTB18RG1LAHTB19RG1LAHTB1ARG1LAHTB1ARG1LBHTB18RG1HBHTB19RG1HBHTB1ARG1HBHTB1ARG1HBHTB1BRG1HCHTB18CPOLCHTB19CPOLCHTB1ACPOLCHTB1ACPOLCHTB1BCPOLDHTB18CPOHDHTB19CPOHEHTB19CPOHEHTB1ACPOHDHTB1BCPOLEHTB18CP1HFHTB19CP1HFHTB19CP1HEHTB1BCP1HEHTB1BCP1HFHTB18CP1HFHTB19CP1HFHTB1ACP1LFHTB1BCP1HEHTB1BCP1HFFFFF3C0HTB1CRUNFFFFF3C0HTB1CRUNFFFFF3CHTB1FRUNFFFFF3CHTB1FRUN1HTB1CRCR1HTB1DCR1HTB1ECR1HTB1FCR2HTB1CMOD2HTB1MDOD2HTB1EMDO2HTB1FMOD3HTB1CFFCR3HTB1DFFCR3HTB1FFFCR3HTB1FFCR4HTB1CVL6HTB1DVL6HTB1EUCL6HTB1FUC7HTB1CUCL6HTB1DUCH7HTB1ERG0L8HTB1FRG0L8HTB1CRG1L8HTB1DRG1L8HTB1ERG0L8HTB1FRG0L9HTB1CRG1L6HTB1DRG1L6HTB1ERG0L8HTB1FRG0L9HTB1CRG1L6HTB1DRG1L6HTB1ERG0L8HTB1FRG0L9HTB1CRG1L6HTB1DRG1L6HTB1ERG0	8H	TB18RG0L		8H	TB18RG0L		🔨 8H	TB1ARG0L		8H	TB1BRG0L
BHTB18RG1HBHTB19RG1HBHTB14RG1HBHTB1ARG1HCHTB18CP0LCHTB19CP0LCHTB19CP0LCHTB1ACP0LCHTB18CP0LDHTB18CP1LFHTB19CP0LDHTB1ACP1LEHTB18CP0HEHTB18CP0HEHTB18CP1HFHTB19CP1HFHTB1ACP1LFHTB18CP1LEHTB18CP1LFHTB18CP1HFHFB19CP1HFHTB1ACP1LFHTB18CP1LEHTB18CP1LFHTB18CP1HFFFB19CP1HFHFB1ACP1LFHTB18CP1LFHTB18CP1LFHTB18CP1HFFFB19CP1HFHFB1ACP1LFHFB18CP1LFHTB18CP1LFFFF3C0HTB1CRUNFFFFF3D0HTB1DRUNFFFFF3E0HTB1RUNFFFFF3F0HTB1FRUN1HTB1CCR1HTB1DCR1HTB1ECR1HTB1FCR2HTB1CMOD2HTB1BMOD2HTB1EMOD2HTB1FNOD3HTB1CFFCR3HTB1DFFCR3HTB1EFFCR3HTB1FFCR4HTB1CWL6HTB1DWL6HTB1EWL6HTB1FWL6HTB1FWL6HTB1CWL6HTB1DWL6HTB1EWL6HTB1FWL6HTB1FWL6HTB1CWL6HTB1DWL6HTB1EWL6HTB1FWL6HTB1FWL6HTB1CWL6HTB1DWL6HTB1EWL6HTB1FWL6	9H	TB18RG0H		9Н	TB19RG0H		9H	TB1ARG0H		9H	TB1BRG0H
CHTB18CP0LCHTB19CP0LCHTB1ACP0LCHTB1ACP0LDHTB18CP0HEHTB19CP0HEHTB1ACP0HEHTB1ACP0HEHTB1BCP0HEHTB18CP1HFHTB19CP1HFHTB1ACP1LFHTB1ACP1HEHTB1BCP0HEHTB18CP1HFHTB19CP1HFHTB1ACP1HFHTB1BCP0HEHTB1BCP0HEHTB18CP1HFHTB19CP1HFHTB1ACP1HFHTB1BCP0HEHTB1BCP0HFFFFF3C0HTB1CRUNFFFFF3D0HTB1DRUNTB1CRUNFFFFF3CHTB1FRUNFFFFF3F0HTB1FRUN1HTB1CCR1HTB1DCR1HTB1ECR3HTB1FCR3HTB1FFCR2HTB1CFFCR3HTB1DFFCR3HTB1EFFCR3HTB1FFFCR3HTB1FFFCR4HTB1CST4HTB1DR5HTB1EIM5HTB1FIM5HTB1FIM6HTB1CCUCL7H7HTB1DRG0L8HTB1ERG0L8HTB1FCGL7HTB1CRG0L8HTB1DRG0L8HTB1ERG0L8HTB1FRG0L8HTB1CRG0H9HTB1DRG0H9HTB1ERG0H9HTB1FRG0L9HTB1CRG0H9HTB1DRG0H9HTB1ERG0H9HTB1FRG0L9HTB1CRG0H9HTB1DRG0H9HTB1ERG0H9HTB1FRG0L9HTB1CCPOLCHTB1DCPOLCHTB1FCPOLCHTB1FCPOL <td>AH</td> <td>TB18RG1L</td> <td></td> <td>AH</td> <td>TB19RG1L</td> <td></td> <td>AH</td> <td>TB1ARG1L</td> <td></td> <td>AH</td> <td>TB1BRG1L</td>	AH	TB18RG1L		AH	TB19RG1L		AH	TB1ARG1L		AH	TB1BRG1L
DHTB18CP0H EHDHTB19CP0H EHDHTB1ACP0H EHDHTB1ACP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H EHDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HDHTB18CP0H TB18CP0HTB18CP0H TB18CP0HDHTB18CP0H TB	BH	TB18RG1H		́ ( ∕_́₿Ĥ∕	TB19RG1H		BĤ	TB1ARG1H		BH	TB1BRG1H
EH FHTB18CP1L TB18CP1HEH FHTB19CP1L TB19CP1HEH FHTB1ACP1L TB1ACP1HEH FHTB1BCP1L TB1ACP1HADR FFFFF3C0HRegister nameADR Register nameRegister nameADR Register nameRegister nameADR Register nameRegister nameFFFFF3C0H TB1CRUNTB1CRUN TB1CRODFFFFF3D0H TB1CRODTB1DRUN TB1DRDDFFFFF3E0H TB1ERUNTB1ERUN TB1ERUNFFFFF3F0H TB1ERUNTB1FRUN TB1FRUN1H TB1CCR 2H 2H TB1CROD2H 3H TB1CFFCRTB1EDFFCR 3H TB1DFFCR3H TB1EFFCRTB1FFCR 3H TB1EFFCR3H TB1FFCR4H 5H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H 7H <b< td=""><td>СН</td><td>TB18CP0L</td><td>$\sim$</td><td>СН</td><td>TB19CP0L</td><td></td><td>СН</td><td>TB1ACP0L</td><td></td><td>СН</td><td>TB1BCP0L</td></b<>	СН	TB18CP0L	$\sim$	СН	TB19CP0L		СН	TB1ACP0L		СН	TB1BCP0L
FHTB18CP1HFHTB19CP1HFHTB1ACP1HFHTB1ACP1HADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister nameADRRegister nameFFFFF3C0HTB1CRUNFFFFF3D0HTB1DRUNFFFFF3E0HTB1ERUNFFFFF3F0HTB1FRUN1HTB1CCR1HTB1DCR2HTB1EMDD2HTB1FMOD2HTB1CFFCR3HTB1DFFCR3HTB1FFFCR3HTB1FFFCR4HTB1CST4HTB1DST4HTB1EST4HTB1FST5HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1FUCL7HTB1CUCH7HTB1DRGU8HTB1ERGOL8HTB1FGOL8HTB1CRGOL8HTB1DRGOL8HTB1ERGOL8HTB1FRGOL9HTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1L8HTB1CCP0LCHTB1DCP0LCHTB1ECP0LCHTB1FCP0L0HTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0L0HTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0L0HTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0L0HTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0L0HTB1CCP0HDHTB1DCP0HDH	DH	TB18CP0H		DH	TB19CP0H	( (	DH	TB1ACP0H		DH	TB1BCP0H
ADRRegister nameADRRegister nameADRRegister nameADRRegister nameFFFFF3C0HTB1CRUNFFFFF3D0HTB1DRUNFFFFF3E0HTB1ERUNFFFFF3F0HTB1FRUN1HTB1CCR1HTB1DCR1HTB1ECR1HTB1FCR2HTB1CMOD2HTB1DPFCR3HTB1DFFCR3HTB1FFCR3HTB1CFFCR3HTB1DFFCR3HTB1EFFCR3HTB1FFCR4HTB1CST4HTB1DST4HTB1EST4HTB1FST5HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1FUCL6HTB1CUCL6HTB1DCH7HTB1EUCH7HTB1FGOL8HTB1CRGOL8HTB1DRGOL8HTB1ERGOL8HTB1FRGOL9HTB1CRGOH9HTB1DRGH9HTB1ERGH9HTB1FRGOL9HTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1LBHTB1CCPOLCHTB1DCPOLCHTB1ECPOLCHTB1FCPOLDHTB1CCPOLCHTB1DCPOLCHTB1ECPOLCHTB1FCPOLDHTB1CCPOLCHTB1DCPOLCHTB1ECPOLDHTB1FCPOLDHTB1CCPOLCHTB1DCPOLCHTB1FCPOLCHTB1FCPOLDHTB1CCPOLCHTB1DCPOLCHTB1FCPOLCHTB1FCPOLDHTB1CCPOLCHTB1DCPOLCH </td <td>EH</td> <td>TB18CP1L</td> <td></td> <td>EH</td> <td>TB19CP1L</td> <td>Ň</td> <td>💛 ЕН</td> <td>TB1ACP1L</td> <td></td> <td>EH</td> <td>TB1BCP1L</td>	EH	TB18CP1L		EH	TB19CP1L	Ň	💛 ЕН	TB1ACP1L		EH	TB1BCP1L
namenamenamenamenameFFFFF3C0HTB1CRUNFFFFF3D0HTB1DRUNFFFFF3E0HTB1ERUNFFFFF3F0HTB1FRUN1HTB1CCR1HTB1DCR1HTB1ECR1HTB1ECR1HTB1FCR2HTB1CMOD2HTB1DMOD2HTB1EMOD2HTB1FMOD2HTB1FMOD3HTB1CFFCR3HTB1DFFCR3HTB1EFFCR3HTB1FFCR4HTB1CST4HTB1DST4HTB1EST4HTB1FST5HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1EUCL7HTB1CUCH7HTB1DUCH7HTB1ERGUL8HTB1FGCL8HTB1CRGUL8HTB1DRGUL8HTB1ERGUL8HTB1FRGUL9HTB1CRGH9HTB1DRGH9HTB1ERGH9HTB1FRGH9HTB1CCPIL6HTB1DCPOL6HTB1ECPOL6HTB1FRGH6HTB1CCG1H8HTB1DRGH9HTB1ERG1H8HTB1FRG1H8HTB1CCPOL6HTB1DCPOL6HTB1ECPOL6HTB1FCPOL6HTB1CCPOL6HTB1DCPOL6HTB1ECPOL6HTB1FCPOL6HTB1CCPOL6HTB1DCPOL6HTB1ECPOL6HTB1FCPOL6HTB1CCPOL6HTB1DCPOL6HTB1ECPOL6HTB1FCPOL6HTB1CCPOL6HTB1DCPOH6HTB1ECPOL6HTB1	FH	TB18CP1H	$\sim$	< FH	TB19CP1H		FH FH	TB1ACP1H		FH	TB1BCP1H
namenamenamenamenameFFFFF3C0HTB1CRUNFFFFF3D0HTB1DRUNFFFFF3E0HTB1ERUNFFFFF3F0HTB1FRUN1HTB1CCR1HTB1DCR1HTB1ECR1HTB1ECR1HTB1FCR2HTB1CMOD2HTB1DMOD2HTB1EMOD2HTB1FMOD2HTB1FMOD3HTB1CFFCR3HTB1DFFCR3HTB1EFFCR3HTB1FFCR4HTB1CST4HTB1DST4HTB1EST4HTB1FST5HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1EUCL7HTB1CUCH7HTB1DUCH7HTB1ERGUL8HTB1FGCL8HTB1CRGUL8HTB1DRGUL8HTB1ERGUL8HTB1FRGUL9HTB1CRGH9HTB1DRGH9HTB1ERGH9HTB1FRGH9HTB1CCPIL6HTB1DCPOL6HTB1ECPOL6HTB1FRGH6HTB1CCG1H8HTB1DRGH9HTB1ERG1H8HTB1FRG1H8HTB1CCPOL6HTB1DCPOL6HTB1ECPOL6HTB1FCPOL6HTB1CCPOL6HTB1DCPOL6HTB1ECPOL6HTB1FCPOL6HTB1CCPOL6HTB1DCPOL6HTB1ECPOL6HTB1FCPOL6HTB1CCPOL6HTB1DCPOL6HTB1ECPOL6HTB1FCPOL6HTB1CCPOL6HTB1DCPOH6HTB1ECPOL6HTB1					$\langle -$		>				
FFFFF3C0HTB1CRUNFFFFF3D0HTB1DRUNFFFFF3E0HTB1ERUNFFFFF3F0HTB1FRUN1HTB1CCR1HTB1DCR1HTB1ECR1HTB1ECR1HTB1FCR2HTB1CMOD2HTB1DMOD2HTB1EMOD2HTB1FMOD3HTB1CFFCR3HTB1DFFCR3HTB1EFFCR3HTB1FFFCR4HTB1CST4HTB1DST4HTB1EST4HTB1FST5HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1FUCL7HTB1CCH7HTB1DRGUL8HTB1ERGOL8HTB1FRGOL8HTB1CRGOL8HTB1DRGOL8HTB1ERGOL8HTB1FRGOL9HTB1CRG1LAHTB1DRG1LAHTB1ERG1HAHTB1FRG1LBHTB1CCPOLCHTB1DCPOLCHTB1ECPOLCHTB1FCPOLDHTB1CCPOHDHTB1DCPOHDHTB1ECPOHDHTB1FCPOLEHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	ADR	Register		ADR	Register		ADR	Register		ADR	Register
1HTB1CCR1HTB1DCR1HTB1ECR1HTB1ECR2HTB1CMOD2HTB1DMOD2HTB1EMOD2HTB1FMOD3HTB1CFFCR3HTB1DFFCR3HTB1EFFCR3HTB1FFFCR4HTB1CST4HTB1DST4HTB1EST4HTB1ST5HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1EUCL7HTB1CGOL6HTB1DUCH7HTB1ERGOL8HTB1FRGOL8HTB1CRGOL8HTB1DRGOL8HTB1ERGOH9HTB1FRGOH9HTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1LBHTB1CRG1HBHTB1DRG1HBHTB1ERG1HBHTB1FRG1HCHTB1CCPOLCHTB1DCPOLCHTB1ECPOHCHTB1FCPOHDHTB1CCPOHDHTB1DCPOHDHTB1ECPOHDHTB1FCPOHEHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L		name	~		name	•		name			name
2HTB1CMOD2HTB1DMOD2HTB1EMOD2HTB1EMOD3HTB1CFFCR3HTB1DFFCR3HTB1EFFCR3HTB1FFCR4HTB1CST4HTB1DST4HTB1EST4HTB1EST5HTB1CUCL5HTB1DIM5HTB1EIM5HTB1FIM6HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1EUCL7HTB1CRGOL8HTB1DRGOL8HTB1ERGOL8HTB1FRGOL8HTB1CRGOL8HTB1DRGOL8HTB1ERGOL8HTB1FRGOL9HTB1CRGOH9HTB1DRGOL8HTB1ERGOL8HTB1FRGOL8HTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1LBHTB1CCPOLCHTB1DCPOLCHTB1ECPOLCHTB1FCPOLCHTB1CCPOLCHTB1DCPOHDHTB1ECPOHDHTB1FCPOHHTB1CCPOLCHTB1DCPOHCHTB1ECPOHCHTB1FCPOHHTB1CCPOHDHTB1DCPOHDHTB1ECPOHDHTB1FCPOHHTB1CCPOHDHTB1DCPOHDHTB1ECPOHDHTB1FCPOHHTB1CCPOHEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	FFFFF3C0H	TB1CRUN	ر	FFFFF3D0H	TB1DRUN		FFFFF3E0H	TB1ERUN		FFFFF3F0H	TB1FRUN
3HTB1CFFCR3HTB1DFFCR3HTB1EFFCR3HTB1FFCR4HTB1CST4HTB1DST4HTB1EST4HTB1FST5HTB1CIM5HTB1DIM5HTB1DIM5HTB1EIM5HTB1FIM6HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1EUCL6HTB1FUCL7HTB1CCH7HTB1DUCH7HTB1ERGOL8HTB1FRGOL8HTB1FRGOL8HTB1CRGOL8HTB1DRGOL8HTB1ERGOL8HTB1FRGOL8HTB1FRGOL9HTB1CRGOH9HTB1DRGOH9HTB1ERGOH9HTB1FRGOHAHTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1LBHTB1CCPOLCHTB1DCPOLCHTB1ECPOLCHTB1FCPOLCHTB1CCPOHDHTB1DCPOHDHTB1ECPOHDHTB1FCPOHEHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	1H	TB1CCR		11	TB1DCR		1H	TB1ECR		1H	TB1FCR
4HTB1CST4HTB1DST4HTB1EST4HTB1EST5HTB1CIM5HTB1DIM5HTB1EIM5HTB1FIM6HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1FUCL7HTB1CRG0L8HTB1DRG0L8HTB1ERG0L8HTB1FRG0L9HTB1CRG0H9HTB1DRG0H9HTB1ERG0H9HTB1FRG0H9HTB1CRG1LAHTB1DRG1LAHTB1ERG1HAHTB1FRG1LBHTB1CCP0LCHTB1DRG1HBHTB1ERG1HBHTB1FRG1HCHTB1CCP0HCHTB1DCP0HCHTB1ECP0HCHTB1FCP0LDHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	2म	TB1CMOD		2H	TB1DMOD		2H	TB1EMOD		2H	TB1FMOD
5HTB1CIM5HTB1DIM5HTB1EIM5HTB1EIM6HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1FUCL7HTB1CUCH7HTB1DUCH7HTB1EUCH7HTB1FUCH8HTB1CRGOL8HTB1DRGOL8HTB1ERGOL8HTB1FRGOL9HTB1CRG0H9HTB1DRG0H9HTB1ERG0H9HTB1FRG0HAHTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1LBHTB1CRG1HBHTB1DRG1HBHTB1ERG1HBHTB1FRG1HCHTB1CCP0LCHTB1DCP0LCHTB1ECP0LCHTB1FCP0LDHTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0HEHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	3H	TB1CFFCR		✓ 3H	TB1DFFCR		3H	TB1EFFCR		3H	TB1FFFCR
6HTB1CUCL6HTB1DUCL6HTB1EUCL6HTB1EUCL7HTB1CUCH7HTB1DUCH7HTB1EUCH7HTB1FUCH8HTB1CRG0L8HTB1DRG0L8HTB1ERG0L8HTB1FRG0L9HTB1CRG0H9HTB1DRG0H9HTB1ERG0H9HTB1FRG0HAHTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1LBHTB1CRG1HBHTB1DRG1HBHTB1ERG1HBHTB1FRG1HCHTB1CCP0LCHTB1DCP0LCHTB1ECP0LCHTB1FCP0LDHTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0HEHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	4H	TB1CST		( \ 4H_	TB1DST		4H	TB1EST		4H	TB1FST
7HTB1CUCH7HTB1DUCH7HTB1EUCH7HTB1FUCH8HTB1CRG0L8HTB1DRG0L8HTB1ERG0L8HTB1ERG0L8HTB1FRG0L9HTB1CRG0H9HTB1DRG0H9HTB1ERG0H9HTB1FRG0H9HTB1FRG0HAHTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1LBHTB1CRG1HBHTB1DRG1HBHTB1ERG1HBHTB1FRG1HCHTB1CCP0LCHTB1DCP0LCHTB1ECP0LCHTB1FCP0LDHTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0HEHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	5H	TB1CIM		5H	TB1DIM		5H	TB1EIM		5H	TB1FIM
8HTB1CRG0L8HTB1DRG0L8HTB1ERG0L8HTB1ERG0L9HTB1CRG0H9HTB1DRG0H9HTB1ERG0H9HTB1FRG0HAHTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1LBHTB1CRG1HBHTB1DRG1HBHTB1ERG1HBHTB1FRG1HCHTB1CCP0LCHTB1DCP0LCHTB1ECP0LCHTB1FCP0LDHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	6H	TB1CUCL		6H	TB1DUCL		6H	TB1EUCL		6H	TB1FUCL
9HTB1CRG0H9HTB1DRG0H9HTB1ERG0H9HTB1FRG0HAHTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1LBHTB1CRG1HBHTB1DRG1HBHTB1ERG1HBHTB1FRG1HCHTB1CCP0LCHTB1DCP0LCHTB1ECP0LCHTB1FCP0LDHTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0HEHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	7H	TB1CUCH		ŤН	TB1DUCH		7H	TB1EUCH		7H	TB1FUCH
AHTB1CRG1LAHTB1DRG1LAHTB1ERG1LAHTB1FRG1LBHTB1CRG1HBHTB1DRG1HBHTB1ERG1HBHTB1FRG1HCHTB1CCP0LCHTB1DCP0LCHTB1ECP0LCHTB1FCP0LDHTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0HEHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	8H	TB1CRG0L		8H	TB1DRG0L		8H	TB1ERG0L		8H	TB1FRG0L
BHTB1CRG1HBHTB1DRG1HBHTB1ERG1HBHTB1FRG1HCHTB1CCP0LCHTB1DCP0LCHTB1ECP0LCHTB1FCP0LDHTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0HEHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	9H	TB1CRG0H		9H	TB1DRG0H		9H	TB1ERG0H		9H	TB1FRG0H
CHTB1CCP0LCHTB1DCP0LCHTB1ECP0LCHTB1FCP0LDHTB1CCP0HDHTB1DCP0HDHTB1ECP0HDHTB1FCP0HEHTB1CCP1LEHTB1DCP1LEHTB1ECP1LEHTB1FCP1L	AH	TB1CRG1L		AH	TB1DRG1L		AH	TB1ERG1L		AH	TB1FRG1L
DH         TB1CCP0H         DH         TB1DCP0H         DH         TB1ECP0H         DH         TB1FCP0H           EH         TB1CCP1L         EH         TB1DCP1L         EH         TB1ECP1L         EH         TB1FCP1L	BH	TB1CRG1H		BH	TB1DRG1H		BH	TB1ERG1H		BH	TB1FRG1H
EH TB1CCP1L EH TB1DCP1L EH TB1ECP1L EH TB1FCP1L				СН	TB1DCP0L			TB1ECP0L		СН	TB1FCP0L
	DH	TB1CCP0H		DH	TB1DCP0H		DH	TB1ECP0H		DH	TB1FCP0H
FH   TB1CCP1H   FH   TB1DCP1H   FH   TB1ECP1H   FH   TB1FCP1H	EH			EH			EH			EH	TB1FCP1L
	FH	TB1CCP1H		FH	TB1DCP1H		FH	TB1ECP1H		FH	TB1FCP1H

ADR	Register name		ADR	Register name		ADR	Register name		ADR	Register name
FFFFF400H	TB20RUN		FFFFF410H	TB21RUN		FFFFF420H	TB22RUN		FFFFF430H	TB23RUN
1H	TB20CR		1H	TB21CR		1H	TB22CR		1H	TB23CR
2H	TB20MOD		2H	TB21MOD		2H	TB22MOD		2H	TB23MOD
3H	TB20FFCR		3H	TB21FFCR		3H	TB22FFCR	1	3Н	TB23FFCR
4H	TB20ST		4H	TB21ST		4H	TB22ST	2	4H	TB23ST
5H	TB20IM		5H	TB21IM		5H	TB22IM		5H	TB23IM
6H	TB20UCL		6H	TB21UCL		6H	TB22UCL		бН	TB23UCL
7H	TB20UCH		7H	TB21UCH		7H	TB22UCH	,7	7H	TB23UCH
8H	TB20RG0L		8H	TB21RG0L		8H	TB22RG0L		)) 8н	TB23RG0L
9H	TB20RG0H		9H	TB21RG0H		9H	TB22RG0H		9Н	TB23RG0H
AH	TB20RG1L		AH	TB21RG1L		AH	TB22RG1L	>	AH	TB23RG1L
BH	TB20RG1H		BH	TB21RG1H		BH	TB22RG1H		BH	TB23RG1H
СН	TB20CP0L		СН	TB21CP0L		CH	TB22CP0L		CH	TB23CP0L
DH	TB20CP0H		DH	TB21CP0H		DH	TB22CP0H			TB23CP0H
EH	TB20CP1L		EH	TB21CP1L		EH	TB22CP1L		EH.	TB23CP1L
FH	TB20CP1H		FH	TB21CP1H		HT)	TB22CP1H		FH	TB23CP1H
		-					/			)
[3] TMRC									<u> </u>	
ADR	Register		ADR	Register	(	ADR	Register	~	ADR	Register
	name			name	$\sim$		name		$\gamma$	name
FFFFF500H	TCACR		FFFFF510H	CMPA0CTL	1	FFFFF520H	CAPAOCR	<	FFFFF530H	TCBCR
1H	TBTARUN		1H	(		1H	((// <	$\sum$	1H	TBTBRUN
2H	TBTACR		2H		/	2H			2H	TBTBCR
3H			3H		/	> /3H			3H	
4H	TBTACAPLL		4H	CMPA0LL	$\geq$	<b>4</b> H	CAPAOLL		4H	TBTBCAPLL
5H	TBTACAPLH		5H	CMPAOLH	Ϋ́	5H	CAPAOLH		5H	TBTBCAPLH
6H	TBTACAPHL		6H	CMPAOHL		6H	CAPAOHL		6H	TBTBCAPHL
7H	TBTACAPHH		7H	CMPA0HH		7H	CAPA0HH		7H	TBTBCAPHH
8H	TBTARDCAPLL		8H	CMPA1CTL		8H	CAPA1CR		8H	TBTBRDCAPLL
9H	TBTARDCAPLH		He	$\subseteq$		He			9H	TBTBRDCAPLH
AH	TBTARDCAPHL		( ( AH^			AĤ			AH	TBTBRDCAPHL
BH	TBTARDCAPHH		ВН	)	$\langle \rangle$	ВН			BH	TBTBRDCAPHH
СН			СН	CMPA1LL		СН	CAPA1LL		СН	
DH	$\sim$		DH	CMPA1LH	1	О ОН	CAPA1LH		DH	
EH			EH	CMPA1HL	1	EH	CAPA1HL		EH	
FH			FH	CMPA1HH	1	> FH	CAPA1HH		FH	
			~							
ADR	Register	~	ADR	Register	2					
	name		<u></u>	/ > name	l					
FFFFF540H	CMPB0CTL		FFFFF550H	CAPB0CR						
્યમ			111							
			(2H)							
2H										
2H 3H	$\rightarrow$		ું ગા	))						
	CMPBOLL		3 <u>H</u> 4H	CAPBOLL						
3H	CMPB0LH			CAPBOLL CAPBOLH						
3H 4H			4H							
3H 4H 5H	CMPB0LH		4H 5H	CAPB0LH CAPB0HL CAPB0HH						
3H 4H 5H 6H 7H 8H	CMPB0LH CMPB0HL		4н 5н 6н 7н 8н	CAPB0LH CAPB0HL						
3H 4H 5H 6H 7H	CMPB0LH CMPB0HL CMPB0HH		4H 5H 6H 7H	CAPB0LH CAPB0HL CAPB0HH						
3H 4H 5H 6H 7H 8H 9H AH	CMPB0LH CMPB0HL CMPB0HH		4н 5н 6н 7н 8н 9н Ан	CAPB0LH CAPB0HL CAPB0HH						
3H 4H 5H 6H 7H 8H 8H 8H 8H	CMPB0LH CMPB0HL CMPB0HH CMPB1CTL		4н 5н 6н 7н 8н 9н Ан Вн	CAPB0LH CAPB0HL CAPB0HH CAPB1CR						
3H 4H 5H 6H 7H 8H 9H AH	CMPB0LH CMPB0HL CMPB0HH		4н 5н 6н 7н 8н 9н Ан	CAPB0LH CAPB0HL CAPB0HH CAPB1CR CAPB1LL						
3H 4H 5H 6H 7H 8H 8H 8H 8H	CMPB0LH CMPB0HL CMPB0HH CMPB1CTL CMPB1LL CMPB1LH		4н 5н 6н 7н 8н 9н Ан Вн	CAPB0LH CAPB0HL CAPB0HH CAPB1CR CAPB1LL CAPB1LL						
3H 4H 5H 6H 7H 8H 9H АH ВH СH	CMPB0LH CMPB0HL CMPB0HH CMPB1CTL		4H 5H 6H 7H 8H 9H AH BH CH	CAPB0LH CAPB0HL CAPB0HH CAPB1CR CAPB1LL						

[4] SBI					[	[5] SIO/UAR	кт			
ADR	Register name		ADR	Register name		ADR	Register name		ADR	Register name
FFFFF600H	SBI0CR1	1	FFFFF610H	SBI1CR1	ľ	FFFFF700H	SC0BUF		FFFFF710H	SC1BUF
1H	SBIODBR		1H	SBI1DBR		1H	SCOCR		1H	SC1CR
2H	SBI0I2CAR		2H	SBI1I2CAR		2H	SCOMODO	/	2H	SC1MOD0
3H	SBI0CR2/SR		3H	SBI1CR2/SR		3H	BR0CR	$\lambda$	3H	BR1CR
4H	SBI0BR0		4H	SBI1BR0		4H	BR0ADD		4H	BR1ADD
5H			5H			5H	SC0MOD1	//	5н	SC1MOD1
6H			6H			6H	SCOMOD2	<	6H	SC1MOD2
7H	SBI0CR0		7H	SBI1CR0		7H <	SCOEN	))	7H	SC1EN
8H			8H			8H	SCORFC		8H	SC1RFC
9H			9H			9H	SCOTFC		9H	SC1TFC
AH			AH			AH	SCORST		AH	SC1RST
вн			ВН			вн	SCOTST		BH	SC1TST
СН			СН			Сн	SC0FCNF		CH	SC1FCNF
DH			DH			DH			DH	
EH			EH				$\checkmark$	(	EH	
FH			FH			(CEH)	$\diamond$		Лян	
					7		<		GO	
ADR	Register		ADR	Register /	4	ADR	Register		ADR	Register
, and the second s	name		ABIX	name 📈	$( \uparrow$		name	$\cap$	, and the second s	name
FFFFF720H	SC2BUF	1	FFFFF730H	SC3BUF	$\langle \rangle$	EFFFF740H	SC4BUF		FFFFF750H	SC5BUF
1H	SC2CR		1H	SC3CR	$\sim$	> 1H	SC4CR		1H	SC5CR
2H	SC2MOD0		2H	SC3MOD0	$\geq$	2H	SC4MOD0		2H	SC5MOD0
3H	BR2CR		3H	BR3CR	>	3H	BR4CR		3H	BR5CR
4H	BR2ADD		4H	BR3ADD	-	4H	BR4ADD		4H	BR5ADD
5H	SC2MOD1		5H	SC3MOD1		5H	SC4MOD1		5H	SC5MOD1
6H	SC2MOD2		6H	SC3MOD2		6H	SC4MOD2		6H	SC5MOD2
7H	SC2EN		(7H)	SC3EN		∧ 7H	SC4EN		7H	SC5EN
8H	SC2RFC		( (8н	\$C3RFC		8H	SC4RFC		8H	SC5RFC
9H	SC2TFC		9H	SC3TFC	<	9Н	SC4TFC		9H	SC5TFC
AH	SC2RST		AH	SC3RST	<u>_</u>	AH	SC4RST		AH	SC5RST
вн	SC2TST	/	вн	SC3TST		ВН	SC4TST		BH	SC5TST
СН	SC2FCNF		СН	SC3FCNF	7/7	🔿 сн	SC4FCNF		СН	SC5FCNF
DH		$\langle \rangle$	DH			/) он			DH	
EH		$\langle  $	EH			EH			EH	
FH		/	FH FH	$\langle - \rangle$	>	FH			FH	
	~ ~		~							
ADR	Register		ADR	Register	Γ	ADR	Register		ADR	Register
	name		$\wedge$	name			name			name
FFFFF760H	SC6BUF	1	FFFFF770H	SC7BUF	Г	FFFFF780H	SC8BUF		FFFFF790H	SC9BUF
<b>1</b> H	SC6CR		<b>1</b> H	SC7CR		1H	SC8CR		1H	SC9CR
2H	SC6MOD0	$\sim$	2H	SC7MOD0		2H	SC8MOD0		2H	SC9MOD0
ЗН	BR6CR		3H	BR7CR		3H	BR8CR		3H	BR9CR
4H	BR6ADD		4H	BR7ADD		4H	BR8ADD		4H	BR9ADD
5H.	SC6MOD1		5H	SC7MOD1		5H	SC8MOD1		5H	SC9MOD1
6H	SC6MOD2		6Н	SC7MOD2		6H	SC8MOD2		6H	SC9MOD2
7H	SC6EN		7H	SC7EN		7H	SC8EN		7H	SC9EN
8H	SC6RFC		8H	SC7RFC		8H	SC8RFC		8H	SC9RFC
9H	SC6TFC		9H	SC7TFC		9H	SC8TFC		9H	SC9TFC
AH	SC6RST		AH	SC7RST		AH	SC8RST		AH	SC9RST
	SC6TST		BH	SC7TST		BH	SC8TST		BH	SC9TST
ВН							SC8FCNF		СН	SC9FCNF
	SC6FCNF		CH	SC/FCNF		CHI	SCOLCINE		011	
СН	SC6FCNF		CH DH	SC7FCNF		CH DH	SCOPCINE		DH	
CH DH	SC6FCNF		DH	SC/FCNF		DH	SCOLCINE		DH	
СН	SC6FCNF			SC/FCNF						

FFFFF7AMB     SCAAPUF       H     SCAADOD       AH     BRACR       H     SCAMODD       SH     SCAMODD       H     SCANDD1       H     SCANDD1       H     SCANDD1       H     SCANTC       AH     SCANTC       AH     SCANTC       AH     SCANTC       H     SCANTC       H     SCANTC       H     SCANTC       H     SCANTC       H     ADR       Register     name       FFFFF80H     ADR       H     ADRECSPH       H <td< th=""><th></th><th>ADR</th><th>Register name</th><th>1</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></td<>		ADR	Register name	1								
2H         SCAMODO           3H         BRACD           4H         BRACD           6H         SCAMODO           6H         SCAMODO           7H         SCAEN           8H         SCANTC           9H         SCATEC           9H         SCATEC           9H         SCATEC           10H         SCAEN           11H         ADR           11H         ADREGORY           11H		FFFFF7A0H	SCABUF									
3H     BRADD SH SCANDD2 FR       3H     BRADD SCARC BH SCANCC BH SCARTC BH SCARTC CH SCARST CH ADRECORL A ADR FFFFFB00H ADARECORL A ADRECORL BH ADARECORL A ADRECORL CH ADARECORL A ADRECORL BH ADARECORL A ADRECORL CH ADARECORL BH ADARECORL CH CH CH CH br>CH CH CH CH CH CH CH CH CH CH CH CH CH CH CH CH CH CH CH CH CH CH CH CH C		1H	SCACR									
4H     BRANDD BH     SCANDD1 BH       8H     SCANDD2 7T     SCAEN       8H     SCARTC 9H     SCATC 3CATC       AH     SCARTC 9H       ADR     Register 1H       BH     SCATST 0H       CH     SCAFCH PH       FFFFF80H     ADR       FFFFF80H     ADRECSBH 1H       ADR     Register name       1H     ADARECSBH 2H       3H     ADARECSBH 2H       4H     ADARECSBH 2H       3H     ADARECSBH 2H       4H     ADARECSBH 2H       3H     ADARECSBH 3H		2H	SCAMOD0						~			
SH         SCAMOD1           H         SCARD2           TH         SCARTC           H         SCARTC           H         SCARTC           H         SCARTC           H         SCART           H         ADR           Register         name           FFFFF80H         ADARECost           H		3H	BRACR									
eH     SCAEN       eH     SCAENC       eH     SCAENC       eH     SCAFC       AH     SCAENTC       AH     SCAENTC       CH     SCAFCH       DH     SCAENTC       CH     SCAFCH       PH     SCAINT       CH     SCAFCH       PH     SCAINT       CH     SCAFCH       PH     SCAINT       CH     SCAENT       PH     SCAINT       CH     ADR       Register     name       PFFFF800H     ADARECOSH       1H     ADARECOSH       2H     ADAREC		4H	BRAADD						(	$\geq$	$\sim$	
7H     SCARFC       9H     SCARFC       9H     SCARST       CH     SCARST       CH     SCARST       CH     SCARST       CH     SCARST       PH     PH       FFFFB00H     ADR       Register     name       FFFFF80H     ADAREGSRL       PH     ADR       Register     name       FFFFF80H     ADAREGSRL       PH     ADAREGSRL       <		5H	SCAMOD1						(		$\mathcal{I} \mathcal{I}$	
8H     SCAFFC       AH     SCARST       CH     SCARST       CH     SCARST       DH     SCARST       CH     SCARST       DH     SCARST       CH     SCARST       DH     SCARST       CH     SCARST       DH     SCARST       FFFFF800H     ADAREGOSH       1H     ADAREGOSH       2H     ADAREGOSH       2H<		6H	SCAMOD2									
9H     SCATEC       AH     SCARST       DH     SCARST       DH     SCARST       DH     PH       PH     SCARST       PH     SCARST       DH     PH       PH     SCARST       PH     SCARST       DH     PH       PH     SCARST       PH     ADR       Register     ADR       ADR     Register       ADR     ADR       PH     ADARCORL       HA     ADARCORL		7H	SCAEN						. (07	$\wedge$		
AH     SCARST       CH     SCAFORF       DH     SCAFORF       DH     BH       FFFFF800H     ADAREGOSH       1H     ADAREGOSH       2H     ADAREGOSH		8H	SCARFC					4	$\langle \vee \rangle$	))		
BH       SCATST         CH       SCATCNF         DH       E         FH       FH         BH       SCATCNF         DH       E         FH       SCATCNF         BH       SCATCNF         CH       SCATCNF         FFFFF80H       ADR         Register       ADR         FFFFF80H       ADAREGSPL         H       ADA		9H	SCATFC									
CH     SCAFCNF       DH     FFFFF80H       ADR     Register       name     FFFFF81H       ADAREGORI     ADAREGOSH       3H     ADAREGOSH<		AH	SCARST						$(\langle \rangle \rangle$			
DH EH H     ADR     Register name       (6) ADC     ADR     Register name       FFFFF800H     ADAREG08L       1H     ADAREG08L       2H     ADAREG08L       2H     ADAREG08L       2H     ADAREG08L       2H     ADAREG08L       3H     ADAREG08L       4H     ADAREG08L       3H     ADAREG08L       4H     ADAREG08L       6H     ADAROD0       5H     ADAREG08L       6H     ADAROD0       5H     ADAREG08L       7H     ADAREG08L       6H     ADARCG08L       7H     ADAREG08L       6H     ADARCG08L       7H     ADAREG08L       6H     ADARCG08L       7H     ADAREG08L       8H     ADBREG02L		BH	SCATST									
EH       ADR       Register         16) ADC       ADR       Register       ADR       Register         11 H       ADAREGGBL       ADAREGGBL       ADAREGGBL       ADAREGGBL         14 ADAREGGH       ADAREGGH       H       ADAREGGH       ADAREGGH         34 ADAREG2AL       H       ADAREGGAL       H       ADAREGGH         44 ADAREG2AL       H       ADAREGGAL       H       ADAREGGAL         64 ADAREG2AL       H       ADAREGGAL       H       ADAREGGAL         7H       ADAREGGAL       H       ADAREGGAL       H       ADBREGGAL         8H       ADAREGGAL       H       ADAREGGAL       H       ADAREGGAL         9H       ADAREGGAL       H       ADAREGGAL       H       ADAREGGAL         9H       ADAREGGEL       H       ADAREGGAL       H       ADAREGGAL         9H       ADAREGGEL       H       ADAREGGEL       H       ADAREGGAL         9H       ADAREGGEL       H       Register       H       ADBREGSDL         10H       Register       H       ADBREGSDL       H       ADBREGSDL         11H       Register       Name       H       ADBREGSDL       H <td></td> <td>СН</td> <td>SCAFCNF</td> <td></td> <td></td> <td></td> <td></td> <td>((</td> <td>$\sim$</td> <td></td> <td>$\bigcirc$</td> <td></td>		СН	SCAFCNF					((	$\sim$		$\bigcirc$	
FH         16       ADR       Register name         FFFFF800H       ADREG9L         11       ADR       Register name         14       ADREG9L       FFFFF810H         24H       ADREG9L       FFFFF820H         34H       ADREG9L       FFFFF820H         34H       ADREG9L       34H         44H       ADREG9L       34H         45H       ADREG9L       34H         44H       ADREG9L       34H         45H       ADREG9L       34H         44H       ADAREG9L       34H         45H       ADREG9L       34H         44H       ADAREG9L       34H         44H       ADAREG9L       34H         45H       ADREG9L       34H         44H       ADAREG9L       34H         44H       ADR       ADR         44H       ADR       ADR         44H       ADR       ADR         44H       ADR       ADR		DH						41	$\sim$		~ ) ~	$\geq$
ADR     Register name       FFFFF800H     ADR     Register name       FFFFF80H     ADREGSEL       H		EH							$\geq$		$\mathcal{L}$	
ADR     Register name       FFFF800H     ADAREG08L       FFFF800H     ADAREG08L       2H     ADAREG08H       2H     ADAREG19L       3H     ADAREG2AL       3H     ADAREG2AL       3H     ADAREG3BL       6H     ADAREG3BL       7H     ADAREG3BL       8H     ADAREG3BL       9H     ADAREG3BL       8H     ADAREG3BL       9H     ADAREG3BL       0H     ADBREG3BL       7H     ADAREG3BL       8H     ADAREG3BL       9H     ADAREG3BL       8H     ADAREG3BL       9H     ADAREG3BL       0H     ADBREG3BL       7H     ADAREG3BL       8H     ADAREG3BL       9H     ADAREG3BL       0H     ADBREG3DL       8H     ADAREG3DL       9H     ADAREG5DL       9H <t< td=""><td></td><td>FH</td><td></td><td></td><td></td><td></td><td></td><td>(7/</td><td></td><td>(</td><td>$\bigcirc$</td><td></td></t<>		FH						(7/		(	$\bigcirc$	
ADR     Register name       FFFF800H     ADAREG08L       FFFF800H     ADAREG08L       2H     ADAREG08H       2H     ADAREG19L       3H     ADAREG2AL       3H     ADAREG2AL       3H     ADAREG3BL       6H     ADAREG3BL       7H     ADAREG3BL       8H     ADAREG3BL       9H     ADAREG3BL       8H     ADAREG3BL       9H     ADAREG3BL       0H     ADBREG3BL       7H     ADAREG3BL       8H     ADAREG3BL       9H     ADAREG3BL       8H     ADAREG3BL       9H     ADAREG3BL       0H     ADBREG3BL       7H     ADAREG3BL       8H     ADAREG3BL       9H     ADAREG3BL       0H     ADBREG3DL       8H     ADAREG3DL       9H     ADAREG5DL       9H <t< td=""><td>-</td><td></td><td></td><td>-</td><td></td><td></td><td></td><td>$\sim$</td><td></td><td></td><td></td><td></td></t<>	-			-				$\sim$				
Image     name     name     name     name       FFFFF800H     ADAREGOBL     FFFFF810H     ADAREGOPL     ADAREGOPL       1H     ADAREGOPL     1H     ADAREGOPL     FFFFF830H     ADBREGSL       2H     ADAREGOPL     2H     ADACOMREGI     3H     ADBREGORL     1H       4H     ADAREGOPL     3H     ADBREGORL     3H     ADBREGORL     2H       4H     ADAREGOPL     3H     ADBREGORL     3H     ADBREGORL     3H       4H     ADAREGOPL     3H     ADBREGORL     3H     ADBREGORL     3H       6H     ADAREGOPL     3H     ADBREGORL     3H     ADBREGORL     3H       7H     ADAREGOPL     3H     ADBREGORL     3H     ADBREGORL     3H       8H     ADAREGOPL     3H     ADBREGORL     3H     ADBREGORL     3H       9H     ADAREGOPL     3H     ADBREGORL     3H     ADBREGORL     3H       9H     ADAREGOPL     3H     ADAROD2     3H     ADBREGORL     3H       9H     ADAREGOPL     3H     ADBREGORL     3H     ADBREGORL     3H       9H     ADAREGOPL     3H     ADBREGORL     3H     ADBREGORL     3H       1H     ADAREGOPL <td>[6]</td> <td>ADC</td> <td></td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td>&lt;</td> <td>$\sim$</td> <td>901</td> <td></td>	[6]	ADC					_		<	$\sim$	901	
Image         name         name         name         name           FFFF800H         ADAREG0BL         FFFF810H         ADAREGSPL         ADBREG9L         FFFF830H         ADBREGSPL           1H         ADAREG19L         3H         ADBREG19L         3H         ADBREG19L         2H         ADBREG19L         3H         ADBREG19L         2H         ADBREG19L         2H         ADBREG19L         3H         ADBREG19L         2H         ADBREG31L         4H         ADARG21L         4H         ADARG21L         4H         ADARCMD2         6H         ADBREG31L         4H         ADBMD2         7H         ADBREG31L         4H         ADBMD2         7H         ADBREG32L         6H         ADBMD2         7H         ADBREG32L         6H         ADBMD2         7H         ADBREG32L         6H		ADR	Register		ADR	Register		ADR	Register		ADR	Register
1H     ADAREG08H     1H     ADAREG18L     1H     ADAREG18L       2H     ADAREG18L     2H     ADACOMREG1     2H     ADBREG19L       3H     ADAREG19H     2H     ADACOMREG1     3H     ADBREG19L       4H     ADAREG2AL     3H     ADACOMREG1     3H     ADBREG19L       5H     ADAREG2AL     5H     ADAREG3BL     4H     ADBREG2AL       6H     ADAREG3BL     6H     ADAMOD       7H     ADAREG3BL     7H     ADAREG3BL     7H       7H     ADAREG3BL     7H     ADAREG3BL     7H       8H     ADAREG3BL     7H     ADAREG3BL     7H       8H     ADAREG3CH     8H     ADAREG3BL     7H       9H     ADAREG3CH     9H     ADAREG4CH     9H       9H     ADAREG3CH     9H     ADBREG3CH     8H       0H     ADAREG3CH     9H     ADBREG3CH     8H       0H     ADAREG3CH     9H     ADBREG3CH     9H       0H     ADAREG3CH     9H     ADBREG3CH <td< td=""><td></td><td></td><td>name</td><td></td><td></td><td>name 🏑</td><td></td><td></td><td>name</td><td>$\frown$</td><td></td><td>name</td></td<>			name			name 🏑			name	$\frown$		name
1H     ADAREG08H     1H     ADAREG18L     1H     ADAREG19L       2H     ADAREG19L     2H     ADACOMREG1     2H     ADBREG19L       3H     ADAREG19H     2H     ADACOMREG1     3H     ADBREG19L       4H     ADAREG2AL     3H     ADACOMREG1     3H     ADBREG19L       5H     ADAREG2AL     3H     ADAROD0       6H     ADAREG3BL     6H     ADAROD2       7H     ADAREG3BL     6H     ADAROD2       7H     ADAREG3BL     6H     ADAROD2       7H     ADAREG3BL     6H     ADAROD2       7H     ADAREG3BL     7H     ADAROD2       7H     ADAREG3BL     7H     ADAROD2       7H     ADAREG3BL     7H     ADAROD2       7H     ADAREG3BL     7H     ADAROD2       8H     ADAREG4CL     8H     ADAROD2       9H     ADAREG3CH     8H     ADBREG3CH       8H     ADAREG3CH     8H     ADBREG3CH       9H     ADAREG6CH     8H     ADACLK       9H     ADAREG6CH     8H     ADBREG3CH       9H     ADAREG6CH     8H     ADBREG7H       9H     ADAREG6CH     8H     ADBREG7H       9H     ADAREG6EH		FFFFF800H	ADAREG08L		FFFFF810H	ADAREGSPL		FFFFF820H	ADBREG08L <	$\square$	FFFFF830H	ADBREGSPL
2H         ADAREG19L         2H         ADACOMREGL         2H         ADBREG19L         3H         ADBREG1H         ADBREG1H         ADBREG2L         ADBMOD1         ADBREG2L         ADBRMOD1         ADBREG2L         ADBMOD1         ADBREG3DL         ADBRMOD1         ADBREG3DL         ADBRMOD1         ADBREG3DL         ADBREG3DL         ADBREG3DL         ADBREG3DL         ADBREG3DL         AH         ADBREG3DL         AH         ADBREG3DL         AH         ADBREG3DL         ADH<		1H	ADAREG08H		1H	ADAREGSPH		$\searrow$ /			1H	ADBREGSPH
3H     ADAREG19H     3H     ADAGOMREGH     3H     ADBREG19H     3H     ADBRCMEGH       4H     ADAREG2AL     4H     ADAMOD     4H     ADBREG2AL     4H     ADBMOD       6H     ADAREG3BL     5H     ADAMOD     6H     ADBMOD     6H     ADBMOD       7H     ADAREG3BL     7H     ADAMOD     6H     ADBREG2AL     6H     ADBMOD       8H     ADAREG3BL     7H     ADAMOD     6H     ADBREG3BL     7H     ADBMOD       8H     ADAREG3BL     7H     ADAMOD     6H     ADBREG3BL     7H     ADBMOD       8H     ADAREG3BL     8H     ADBREG4CL     9H     ADBREG3CL     8H     ADBREG3CL       8H     ADAREG3CH     8H     ADBREG4CL     9H     ADBREG3CL     8H     ADBREG3CH       8H     ADAREG3CH     8H     ADBREG3CH     8H     ADBREG3CH     8H     ADBREG3CH       8H     ADAREG4CL     9H     ADAREG4CL     9H     ADBREG3CH     8H     ADBREG3CH       8H     ADAREG4CH     8H     ADBREG4CL     9H     ADBREG3CH     9H     ADBREG3CH     9H       8H     ADAREG4CH     8H     ADBREG4CH     9H     ADBREG3CH     9H     ADBREG3CH		2H	ADAREG19L		2H			2H			2H	ADBCOMREGL
4H     ADAREG2AL     4H     ADAMODO     4H     ADBREG2AL     5H     ADBMODO       5H     ADAREG3BL     5H     ADAMODO     6H     ADBREG2AL     5H     ADBMODO       6H     ADAREG3BL     7H     ADAREG3BL     6H     ADBMOD2     6H     ADBROD2       7H     ADAREG3BL     7H     ADAREG3BL     6H     ADBMOD2     7H     ADBREG3BL     6H     ADBMOD2       8H     ADAREG3DH     8H     ADAREG3DH     8H     ADBREG4CL     9H     ADBREG5DL     8H     ADBREG5DL     8H     ADBREG5DL     8H     ADBREG5DH     8H     ADBREG7FH     FH     FH     FH     FH     ADBREG7FH     FH     ADBREG7FH     FH     ADBREG7FH     FH     ADBREG7FH     FH     ADBREG7FH     FH     ADBREG7FH<		3H	ADAREG19H		3H	ADACOMREGH	$\geq$	3H	ADBREG19H		3H	ADBCOMREGH
5H     ADAREG2AH     5H     ADAMOD1     5H     ADBREG2AH     5H     ADBMOD1       6H     ADAREG3BH     7H     ADAREG3BH     7H     ADBREG3BH     6H     ADBMOD2       7H     ADAREG4CL     8H     ADAREG4CL     8H     ADBREG3BH     7H     ADBMOD4       8H     ADAREG4CH     8H     ADAREG4CH     8H     ADBREG3DH     8H     ADBREG3DH       AH     ADAREG5DH     BH     reserved     BH     ADBREG5DH     BH     reserved       BH     ADAREG6FH     DH     Reserved     BH     ADBREG5DH     CH     ADBCLK       CH     ADAREG6FH     DH     Reserved     BH     ADBREG5H     CH     ADBCLK       FH     ADAREG6FH     FH     BH     reserved     BH     RaberG7FH     CH       FH     ADAREG7FH     FH     BBW     Reserved     BH     Reserved       FFFFF900H     KWUPST0     FFFFA0H     WDCR     FH     ADBREG7FH     EH       FFFFF90H     KWUPST6     FH     ADR     FFFFA0H     WDCR       2H     KWUPST6     FH     FH     BH     FFFFA0H       SH     ABH     BH     BH     BH       SH     SH     SH		4H	ADAREG2AL		4H			4H			4H	ADBMOD0
7H     ADAREG3BH     7H     ADAREG3BH     7H     ADBREG3BH       8H     ADAREG4CL     8H     ADAMOD4       9H     ADAREG4CL     9H     ADARCACL       9H     ADAREG5DL     8H     ADBREG5DL       8H     ADAREG5DL     8H     ADBREG5DL       8H     ADAREG6CL     9H     ADBREG5DL       8H     ADAREG6EL     0H     ADAREG6EL       0H     ADAREG7FL     0H     Register       1H     ADAREG7FL     7H     ADBREG5DL       8WUP     8W     ADAREG7FL     0H       1H     Register     name       FFFFF900H     KWUPST0     ADR       1H     KWUPST3     3H       4H     KWUPST6     7H       7H     ADB       8H     ADACLK       9H     0H       9H     9H       9H     9H       9H     9H       9H     0H       9H     0H       9H     0H		5H	ADAREG2AH		5H (	$\langle \frown \rangle \vee$		5H	ADBREG2AH		5H	ADBMOD1
7H     ADAREG3BH     7H     ADAREG3BH     7H     ADBREG3BH       8H     ADAREG4CL     8H     ADAMOD4       9H     ADAREG4CL     9H     ADARCASO       9H     ADAREG5DL     8H     ADBREG5DL       8H     ADAREG5DL     8H     ADBREG5DL       8H     ADAREG5DL     8H     ADBREG5DL       8H     ADAREG6EL     0H     ADAREG6EL       0H     ADAREG6EL     0H     ADAREG6EL       0H     ADAREG6EL     0H     ADAREG6EL       0H     ADAREG6EL     0H     ADAREG6EL       0H     ADAREG6FL     0H     ADAREG6EL       0H     ADAREG7FL     FH     CH       1H     ADAREG7FL     FH     Register       1H     ADAREG7FL     FFFFFA00H     WDMOD       1H     KWUPST0     ADR     Register       1H     KWUPST3     3H     SH       3H     ADH     SH       2H     SH     ADH       2H     KWUPST6     SH       7H     ADB     SH       8H     BH     BH       9H     SH       9H     SH       9H     SH       9H     SH       9H		6H	ADAREG3BL		6H	ADAMOD2			ADBREG3BL		6H	ADBMOD2
8H       ADAREG4CL       8H       ADAMOD4       8H       ADBREG4CL       8H       ADBREG4CL         9H       ADAREG4CH       4H       ADACBAS0       8H       ADBREG4CL       9H       ADBREG4CL         8H       ADAREG5DL       AH       reserved       8H       ADBREG5DL       8H       ADBREG5DL         8H       ADAREG5DL       BH       reserved       BH       ADBREG5DL       8H       ADBREG5DL         8H       ADAREG5EL       BH       reserved       BH       ADBREG5DL       8H       ADBREG5DL         8H       ADAREG5EL       DH       reserved       CH       ADAREG6EL       DH       reserved         8H       ADAREG7FL       FH       FH       Register       FH       ADBREG7FL       CH       ADBREG7FL         7H       ADR       Register       name       FH       ADR       name       FH		7H			<b>7</b> H			7H	$\sim$		7H	
9H     ADAREG4CH     9H     ADAREG5DL     9H     ADBREG4CH     9H     ADBREG5DL       BH     ADAREG5DL     BH     reserved     BH     ADBREG5DL     BH     reserved       CH     ADAREG6EL     CH     ADAREG6EL     DH     CH     ADBREG6EL     DH       DH     ADAREG6FH     EH     reserved     BH     reserved     BH     reserved       EH     ADAREG6FH     EH     reserved     EH     ADBREG6FL     DH     ADBREG6FL       EH     ADAREG7FH     FH     EH     reserved     EH     ADBREG7FL     EH       FFFF900H     KWUPST1     FFFFA0H     WDCR     FH     ADBREG7FL     EH     FH       2H     KWUPST3     SH     SH     SH     SH     SH     SH       3H     KWUPST6     FH     FH     FH     ADBREG7FL     FH     FH       SH     SH     SH     SH     SH     SH     SH       SH     SH     SH     SH     SH     SH       SH     SH     SH     SH     SH     SH       SH     SH     SH     SH     SH     SH       SH     SH     SH     SH     SH     SH <td></td> <td>8H</td> <td>ADAREG4CL</td> <td></td> <td></td> <td>ADAMOD4</td> <td></td> <td></td> <td>ADBREG4CL</td> <td></td> <td>8H</td> <td>ADBMOD4</td>		8H	ADAREG4CL			ADAMOD4			ADBREG4CL		8H	ADBMOD4
BH     ADAREGSDH     BH     reserved     BH     ADBREGSDH       CH     ADAREGSEL     CH     ADACLK     CH     ADBREGSEL       DH     ADAREGSEH     DH     reserved     DH     ADBREGSEH       EH     ADAREG7FL     EH     DH     reserved     DH     ADBREG6EH       EH     ADAREG7FL     EH     DH     reserved     EH     ADBREG6FH       EH     ADAREG7FH     EH     DH     reserved     EH     ADBREG6FH       FF     ADR     Register     NU     FH     ADBREG7FH     EH     reserved       FFFFF900H     KWUPST1     ADR     Register     NU     FH     PH       ADR     Register     Nu     NU     FFFFF900H     WDMOD       1H     KWUPST1     2H     3H     YH     YH       3H     KWUPST6     6H     FH     FH     FH     FH       8H     8H     9H     9H     SH     SH     SH     SH       9H     8H     8H     9H     SH     SH     SH     SH       9H     9H     8H     8H     SH     SH     SH     SH       9H     9H     8H     8H     SH     SH<		9H			He	//		He			9H	
BH     ADAREGSDH     BH     reserved     BH     ADBREGSDH       CH     ADAREGSEL     CH     ADACLK     CH     ADBREGSEL       DH     ADAREGSEH     DH     reserved     CH     ADBREGSEH       EH     ADAREGSEH     DH     reserved     EH     ADBREGSEH       EH     ADAREGSFH     EH     DH     reserved     EH       FFFF900H     Register     FH     ADR     Register       name     FFFFF900H     KWUPST1     FFFFFA00H     WDMOD       YH     KWUPST2     SH     SH     SH       H     KWUPST3     SH     SH     SH       SH     KWUPST6     SH     SH     SH       SH     SH     SH     SH     SH       SH     SH     SH     SH     SH       SH     KWUPST6     SH     SH     SH       SH     SH     SH     SH     SH       SH     SH     SH     SH     SH       SH     KWUPST6     SH     SH     SH       SH     SH     SH     SH     SH       SH     SH     SH     SH     SH       SH     SH     SH     SH     SH		AH	ADAREG5DL		AH	reserved	5	AH	ADBREG5DL		AH	reserved
DH     ADAREGEH     DH     reserved     DH     ADBREGEH       EH     ADAREG7FL     FH     EH     reserved     EH     ADBREG7FL       FH     ADAREG7FH     FH     FH     EH     ADBREG7FL     EH       FH     ADAREG7FH     FH     FH     ADBREG7FL     EH     H       ADR     Register     ADR     Register     name     FH       FFFFF900H     KWUPST0     FFFFFA00H     WDMOD     H     WDCR       1     H     KWUPST3     SH     SH       3H     KWUPST5     SH     SH       4H     KWUPST6     FH     SH       7H     KWUPST6     FH     SH       8H     SH     SH       9H     9H     SH       9H     SH     SH       <		BH	ADAREG5DH	/		reserved		ВН	ADBREG5DH		BH	reserved
DH     ADAREGEH     DH     reserved     DH     ADBREGEH     DH     reserved       EH     ADAREG7FL     FH     EH     reserved     FH     ADBREG7FL     EH       FH     ADAREG7FH     FH     FH     FH     ADBREG7FL     EH     H       FH     ADAREG7FH     FH     FH     FH     ADBREG7FL     EH     H       FF     ADR     Register     name     FF     name     FH     FH       FFFFF900H     KWUPST0     FFFFFA00H     WDMOD     YWDCR     YWDCR     YWDCR       2H     KWUPST3     SH     SH     SH     SH     YWDCR     YWDCR       4H     KWUPST5     6H     FH     SH     SH     YWDCR     YWDCR       8H     SH     SH     SH     SH     SH     SH     YWDCR       CH     CH		СН	ADAREG6EL	$\sum$	СН	ADACLK (	7/	🔿 сн	ADBREG6EL		СН	ADBCLK
FH     ADAREG7FH     FH       IT     KWUP     B       WDT       ADR     Register name       FFFFF900H     KWUPST0       FFFFF900H     KWUPST1       2H     XWDR       2H     XWDR       3H     XWDR       4H     KWUPST3       3H     XH       4H     KWUPST5       6H     KWUPST6       7H     KWUPST7       8H     8H       9H     9H       AH     AH       BH     BH       CH     CH       CH     CH       CH     CH       DH     DH       EH     KWUPST		DH	ADAREG6EH		DH		$\leq$	Л он	ADBREG6EH		DH	reserved
Image: FFFFF900H         Register name         ADR         Register name           FFFFF900H         KWUPST0         FFFFFA00H         WDMOD           1H         KWUPST1         1H         WDCR           2H         KWUPST3         2H         2H           3H         KWUPST3         3H         2H           4H         KWUPST3         3H         2H           4H         KWUPST3         5H         6H           7H         KWUPST5         6H         6H           7H         KWUPST7         7H         8H           9H         9H         9H         9H           AH         AH         BH         BH           CH         CH         CH         DH           DH         DH         EH         KWUPST		EH	ADAREG7FL	$\langle$	EH	reserved		EH	ADBREG7FL		EH	reserved
ADRRegister nameADRRegister nameFFFFF900HKWUPST0FFFFFA00HWDMOD1HKWUPST22H2H2H3HKWUPST33H4HKWUPST44H5HKWUPST55H6HKWUPST66H7HKWUPST77H8H8H9H9HAHAHBHBHCHCHDHDHEHKWUPSTEHEH		FH	ADAREG7FH				$\geq$	FH	ADBREG7FH		FH	
ADRRegister nameADRRegister nameFFFFF900HKWUPST0FFFFFA00HWDMOD1HKWUPST22H2H2H3HKWUPST33H4HKWUPST44H5HKWUPST55H6HKWUPST66H7HKWUPST77H8H8H9H9HAHAHBHBHCHCHDHDHEHKWUPSTEHEH	[7]	KWUP	$\sim$ $\sim$		[8] WDT		-					
namenameFFFFF900HKWUPST0FFFFFA00HWDMOD1HKWUPST11HWDCR2HKWUPST22H3HKWUPST33H4HKWUPST44H5HKWUPST55H6HKWUPST66H7HKWUPST77H8H9H9H9HAHAHBH0HCHCHDHDHEHKWUPSTFHEH		ADR	Register	11		Register						
1H       KWUPST1       1H       WDCR         2H       KWUPST2       2H         3H       KWUPST3       3H         4H       KWUPST4       4H         5H       5H         6H       KWUPST5         6H       KWUPST7         7H       KWUPST7         8H       8H         9H       9H         AH       AH         BH       BH         CH       CH         DH       DH         EH       KWUPST					$\cap$	name						
1H       KWUPST1       1H       WDCR         2H       KWUPST2       2H         3H       KWUPST3       3H         4H       KWUPST4       4H         5H       5H         6H       KWUPST5         6H       KWUPST7         7H       KWUPST7         8H       8H         9H       9H         AH       AH         BH       BH         CH       CH         DH       DH         EH       KWUPST		FFFFF900H	KWUPST0		FFFFFA00H	WDMOD						
3HKWUPST33H4HKWUPST44H5HKWUPST55H6HKWUPST66H7HKWUPST77H8H8H9H9HAHAHBHBHCHCHDHDHEHKWUPST		(1H	KWUPST1			WDCR						
4H       KWUPST4       4H         5H       KWUPST5       5H         6H       KWUPST6       6H         7H       KWUPST7       7H         8H       8H       9H         9H       9H       9H         AH       AH       BH         CH       CH       CH         DH       DH       EH         EH       KWUPST       EH		2H	KWUPST2	И	> (2H)	$\sim$						
5H       KWUPST5       5H         6H       KWUPST6       6H         7H       KWUPST7       7H         8H       8H       9H         9H       9H       9H         AH       AH       BH         CH       CH       CH         DH       DH       EH         EH       KWUPST       EH		3H	KWUPST3		3H	)						
6H     KWUPST6     6H       7H     KWUPST7     7H       8H     8H       9H     9H       AH     AH       BH     BH       CH     CH       DH     DH       EH     KWUPST		4H	KWUPST4		4H							
7H       KWUPST7       7H         8H       8H       8H         9H       9H       9H         AH       AH       9H         BH       BH       BH         CH       CH       DH         EH       KWUPST       EH		5H	KWUPST5	II	5H							
8H     8H       9H     9H       AH     AH       BH     BH       CH     CH       DH     DH       EH     KWUPST		6H	KWUPST6		∼6H							
9H9HAHAHBHBHCHCHDHDHEHKWUPSTEHEH		7H	KWUPST7		7H							
AH     AH       BH     BH       CH     CH       DH     DH       EH     KWUPST		8H		11	8H							
BH     BH       CH     CH       DH     DH       EH     KWUPST		9H			9H							
CH CH DH DH EH KWUPST EH		AH			AH							
DH DH EH KWUPST EH		BH			BH							
EH KWUPST EH		СН		II	СН							
		DH			DH							
			KWUPST									
		FH			FH							

[9] <u>INTC</u>

<u></u>		_			-					
ADR	Register name		ADR	Register name		ADR	Register name		ADR	Register name
FFFFE000H	IMC0		FFFFE010H	IMC4		FFFFE020H	IMC8		FFFFE030H	IMCC
1H	"		1H	"		1H	"	/	1H	"
2H	"		2H	"		2H	"	1	2H	"
3H	"		3H	"		3H	"		3H	"
4H	IMC1		4H	IMC5		4H	IMC9	/	_) ~ 4н	IMCD
5H	"		5H	"		5H	"	/ <	5H	"
6H	"		6H	"		6H <	× ((//	$\left( \right)$	6H	"
7H	"		7H	"		7H			7H	"
8H	IMC2		8H	IMC6		8H	IMCA		8H	IMCE
9H	"		9H	"		9H	X ) Y		9H	"
AH	"		AH	"		AH	M.		AH	"
ВН	"		вн	"		∠вн	"		BH	"
CH	IMC3		CH	IMC7		CH	ИМСВ		СН	IMCF
DH	<i>"</i>		DH	<i>"</i>		DH.	*		DH	<i>"</i>
EH	"		EH	"		EH)	"	(	O) EH	"
FH	"		FH	"		FH	"		ГЛЕН	"
		1			(			$\sim$		
ADR	Register	1	ADR	Register		ADR	Register	$\frown$	ADR	Register
ADK	name		ADK	name	.(	ADR	name	$\bigcirc$	ADK	name
	name									name
FFFFE040H	IVR		FFFFE050H	10		FFFFE060H			FFFFE070H	
1H	"		1H			111.			1H	
2H	"		2H		$\geq$	2H	<i>"</i>		2H	
3H	"	_	3H			ЗН	"		3H	
4H			4H	$\langle \rangle$		4H	DREQFRG		4H	
5H			5H	$\bigcirc$		5H			5H	
6H			6H (7H			6H へ 7H	· · ·		6H	
<u>7H</u>				$\left( \right)$					7H	
8H 9H		1	8H 9H	<u>ل</u>		8H 9H			8H 9H	
AH		1	() AH		5	AH			AH	
BH			ВН			BH			BH	
CH	1/		СН	. ((	7/	СН			CH	
DH				$\langle \langle \rangle$	$\langle \rangle$	)) DH			DH	
EH		$\langle \rangle$	EH			ЕН			EH	
FH		$\sim$	FH		$\geq$	FH			FH	
			$\checkmark$							
	Decision									
ADR	Register									
ADR	name	2	$\wedge$							
	name	7	_((							
FFFFE100H		7	$\mathcal{A}$							
	name	7	4	$\sim$						

ADR	Register name
FFFFE100H 1H 2H 3H 4H 5H	reserved "" " reserved
6H 7H	"
8H 9H AH BH	reserved ″ ″
CH DH EH FH	ILEV ″

# TOSHIBA



[10] <u>DMAC</u>

] DMAC		_			_					
ADR	Register name		ADR	Register name		ADR	Register name		ADR	Register name
FFFFE200H	CCR0		FFFFE210H	BCR0		FFFFE220H	CCR1		FFFFE230H	BCR1
1H	"		1H	"		1H	"		1H	"
2H	"		2H	"		2H	"		2H	"
3H	"		3H	"		3H	"		3H	"
4H	CSR0		4H			4H	CSR1	>	4H	
5H	<i>"</i>		5H			5H	<i>"</i> (		5H	
6H	"		6H			6H	"		бн	
7H	"		7H			7H	"	~	7H	
8H	SAR0		8H	DTCR0		8H	SAR1	$\left( \right)$	8H	DTCR1
он 9Н	3ARU "		он 9Н	WICKU		он 9Н	SART	$\mathcal{I}$	он 9Н	
	"			"						"
AH	"		AH	"		AH	Y( )]		AH	"
BH			BH	"		ВН	<i>"</i>		BH	"
СН	DAR0		СН			СН	DAR1		СН	
DH	"		DH			DH	"		C DH	7
EH	"		EH			EH	<b>X</b>		EH	
FH	"		FH			( ( / FĤ	"	(	¥H	
,						$\langle \mathcal{O} \rangle$	$\langle \mathbf{a} \rangle$		$\mathcal{D}$	
ADR	Register name		ADR	Register name	_	ADR	Register name	//	ADR	Register name
FFFFE240H	CCR2		FFFFE250H	BCR2	(	FFFFE260H	CCR3	(	FFFFE270H	BCR3
1H	"		1H	"		1H	"	Ľ,	1H	"
2H	"		2H	"		💛 2Н	"		2H	"
2H	"		3H	"		3H	"(\/_))		3H	"
4H	CSR2		4H			4H	CSR3		4H	
4H 5H	// COR2		4H 5H		$\sim$	5H	USK3 "		4H 5H	
5H 6H	"			$\langle \rangle$			"))			
6н 7Н	"		6H 7H	()		6H 7H	~		6H 7H	
8H	SAR2 ″		8H	DTCR2		8H	SAR3 ″		8H	DTCR3
9H			( (9Н	))		9H			9H	"
AH	"		AH	,		HA/	"		AH	"
BH										
	"		BH		$\langle \rangle$	ВН	"		BH	"
CH	″ DAR2		СН		4 (1	ВН СН	DAR3		BH CH	<i>"</i>
CH DH	DAR2 ″	$\left( \right)$	СН	~ ((	4 7		DAR3 ″			
СН	DAR2	$\langle \rangle$	СН		412	СН	DAR3		СН	<i>"</i>
CH DH	DAR2 ″	$\sum$	СН		4 (2)	СН ОН	DAR3 ″		CH DH	<i>"</i>
CH DH EH FH	DAR2 ″ ″		CH DH EH FH		41212	CH DH EH FH	DAR3 ″ ″		CH DH EH FH	
CH DH EH	DAR2 ″″ ″ Register		CH DH EH	Register	41212	CH DH EH	DAR3 ″ ″ Register		CH DH EH	Register
CH DH EH FH	DAR2 ″ ″		CH DH EH FH			CH DH EH FH	DAR3 ″ ″		CH DH EH FH	
CH DH EH FH	DAR2 ″″ ″ Register		CH DH EH FH	Register		CH DH EH FH	DAR3 ″ ″ Register		CH DH EH FH	Register
CH DH EH FH	DAR2 ″″ ″ Register name		CH DH EH FH	Register name		ADR	DAR3 ″ ″ Register name		CH DH EH FH	Register name
CH DH EH FH ADR	DAR2 ″″ ″ Register name		CH DH EH FH ADR	Register name		CH DH EH FH ADR	DAR3 ″ ″ ″ Register name CCR5		CH DH EH FH ADR	Register name BCR5
CH DH EH FH ADR FFFFE280H 1H	DAR2 ″″ ″ Register name		CH DH EH FH ADR FFFFE290H	Register name		CH DH EH FH ADR FFFFE2A0H 1H	DAR3 ″ ″ ″ Register name CCR5 ″		CH DH EH FH ADR FFFFE2B0H 1H	Register name BCR5 ″
CH DH EH FH ADR FFFFE280H 1H 2H	DAR2 " " " " " " " Register name CCR4 " " " " " "		CH DH EH FH ADR FFFFE290H 1H 2H 3H	Register name		CH DH EH FH ADR FFFFE2A0H 1H 2H	DAR3 ″ ″ ″ ″ ″ Register name CCR5 ″ ″		CH DH EH FH ADR FFFFE2B0H 1H 2H	Register name BCR5 ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H	DAR2 ″″ ″ Register name		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H	Register name		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H	DAR3 ″ ″ ″ ″ Register name CCR5 ″ ″ ″ ″		CH DH EH FH ADR FFFFE2B0H 1H 2H 3H 4H	Register name BCR5 ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H 5H	DAR2 "" " Register name CCR4 "" " CSR4		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H 5H	Register name		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H 5H	DAR3 ″ ″ ″ ″ Register name CCR5 ″ ″ ″ ″ ″ ″ ″ ″ ″ ″ ″ ″ ″		CH DH EH FH ADR FFFFE2B0H 1H 2H 3H 4H 5H	Register name BCR5 ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H 5H 6H	DAR2 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H 5H 6H	Register name		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H 5H 6H	DAR3 ″ ″ ″ ″ Register name CCR5 ″ ″ ″ ″ ″ ″ ″ ″ ″ ″ ″ ″ ″		CH DH EH FH ADR FFFFE2B0H 1H 2H 3H 4H 5H 6H	Register name BCR5 ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H 5H 6H 7H	DAR2 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H 5H 6H 7H	Register name BCR4 ″		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H 5H 6H 7H	DAR3 ″ ″ ″ ″ ″ ″ ″ ″ ″ ″ ″ ″ ″		CH DH EH FH ADR FFFFE2B0H 1H 2H 3H 4H 5H 6H 7H	Register name BCR5 ″ ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H 5H 6H 7H 8H	DAR2 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H 5H 6H 7H 8H	Register name		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H 5H 6H 7H 8H	DAR3 ″ ″ ″ ″ CCR5 ″ ″ ″ CSR5 ″ ″ ″		CH DH EH FH ADR FFFFE2B0H 1H 2H 3H 4H 5H 6H 7H 8H	Register name BCR5 ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H 5H 6H 7H 8H 9H	DAR2 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H 5H 6H 7H 8H 9H	Register name BCR4 ″″ »		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H 5H 6H 7H 8H 9H	DAR3 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE2B0H 1H 2H 3H 4H 5H 6H 7H 8H 9H	Register name BCR5 ″ ″ ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH	DAR2 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH	Register name BCR4 ″ ″		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH	DAR3 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE2B0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH	Register name BCR5 ″ ″ ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH	DAR2 " " " " " Register name CCR4 " " " CSR4 " " SAR4 " " " "		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH	Register name BCR4 ″″		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH	DAR3 " " " " " " " CCR5 " " " " CSR5 " " " SAR5 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE2B0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH	Register name BCR5 ″ ″ ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH	DAR2 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH	Register name BCR4 ″ ″		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH	DAR3 " " " " " " " " CCR5 " " " " CSR5 " " " " SAR5 " " " DAR5		CH DH EH FH FH ADR FFFFE2B0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH	Register name BCR5 ″ ″ ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH DH	DAR2 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH DH	Register name BCR4 ″ ″		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH DH	DAR3 ″ , ″ , Register name CCR5 ″ , ″ , ″ , SAR5 ″ , ″ , ″ , DAR5 ″ , ″ , ″ ,		CH DH EH FH ADR FFFFE2B0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH DH	Register name BCR5 ″ ″ ″
CH DH EH FH ADR FFFFE280H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH	DAR2 " " " " " " " " " " " " " " " " " " "		CH DH EH FH ADR FFFFE290H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH	Register name BCR4 ″ ″		CH DH EH FH ADR FFFFE2A0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH	DAR3 " " " " " " " " CCR5 " " " " CSR5 " " " " SAR5 " " " DAR5		CH DH EH FH FH ADR FFFFE2B0H 1H 2H 3H 4H 5H 6H 7H 8H 9H AH BH CH	Register name BCR5 ″ ″ ″

# TOSHIBA



ADR	Register	ADR	Register	ADR	Register	ΙΓ	ADR	Register
AUK	name	AUK	name	ADK	name		AUK	name
FFFFE2C0H	CCR6	FFFFE2D0H	BCR6	FFFFE2E0H	CCR7	ΙT	FFFFE2F0H	BCR7
1H	"	1H	"	1H	"		1H	"
2H	"	2H	"	2H	"		2H	"
3H	"	3H	"	3H	"		3H	"
4H	CSR6	4H		4H	CSR7	$\langle \rangle$	4H	
5H	"	5H		5H	"		5H	
6H 7H	"	6H 7H		6H 7H	"		6н 7н	
8H	SAR6	8H	DTCR6	8H<	SAR7	$\cap$	8H	DTCR7
9H	<i>"</i>	9H	<i>"</i>	9H	"		9H	<i>"</i>
AH	"	AH	"	AH			AH	"
BH	"	BH	"	BH			BH	"
СН	DAR6	СН		СН	DAR7		CH	
DH	"	DH		(DH	"		) DH	>
EH	"	EH		ËH	~		EH	
FH	"	FH		( /ŕ́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́́	<b>m</b> /		FH	
							(1)	
ADR	Register					$\backslash$		
	name			$( \land	(C)		$\checkmark$	
FFFFE300H	DCR		<			$\mathcal{D}$		
1H	"				$(\overline{\Omega})$			
2H	"			$\rightarrow$ $\frown$				
3H 4H	RSR		$\langle \langle \rangle$	> /				
411 5H	// // // // // // // // // // // // //							
6H	"							
7H	"				$\sim$			
8H			$\bigwedge$	$\langle \rangle$				
9H			$\mathcal{D}$					
AH								
BH		$\langle ( \vee / 5 ) \rangle$						
CH DH	DHR ″	$)) \bigcirc \\$	~ ((	7/\$				
EH	"			$(\bigcirc)$				
			$ \longrightarrow $					
FH	"							

# TOSHIBA

name         name <th< th=""><th>11] CS/WAI</th><th>T controller</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th<>	11] CS/WAI	T controller									
name         name         name           FFFF400H         BMA0         FFFFE410H         BMA4         FFFFE40H         BMA4           1H         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "         "	-		1	ADR	Register		ADR	Register		ADR	Register
1H     -     1H     -     1H     -     1H     -     1H       3H     -     3H     -     3H     -     1H     -     1H       3H     -     3H     -     3H     -     3H     -       4H     BMA1     -     -     -     -     -     -       6H     -     -     -     -     -     -     -       8H     BMA2     -     -     -     -     -     -       9H     -     -     -     -     -     -     -       12     FLASH control     -     -     -     -     -     -       13     ROMSEC1     -     -     -     -     -     -       13     ROM correction     -     -     -     -     -     -       14H     ADDR fregister <td>,</td> <td>name</td> <td></td> <td>,</td> <td>name</td> <td></td> <td>,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,</td> <td></td> <td></td> <td>,</td> <td></td>	,	name		,	name		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			,	
2H     -     2H     3H     -     3H     3H     -     3H     3H     -     3H     3H     3H     -     3H     3H     -     3H     3H     -     3H     3H     -     -     3H     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     - <td>FFFFE400H</td> <td>BMA0</td> <td></td> <td>FFFFE410H</td> <td>BMA4</td> <td></td> <td>FFFFE480H</td> <td>B01CS</td> <td></td> <td>FFFFE500H</td> <td></td>	FFFFE400H	BMA0		FFFFE410H	BMA4		FFFFE480H	B01CS		FFFFE500H	
3H     -     3H     -     3H     -     3H       4H     BMA1     4H     BMA5     -     3H     -       6H     -     -     -     3H     -     3H       7H     -     -     -     -     3H     -       8H     -     -     -     -     -     3H       9H     -     -     -     -     -     -       12] FLASH control     -     -     -     -     -       ADR     Register name     -     -     -     -     -       11     -     -     -     -     -     -       11     -     -     -     -     -     -       12] FLASH     -     -     -     -     -     -       141     -     -     -	1H	"		1H	"		1H	"		1H	
4H     BMA1     4H     BMA5     4H     B23CS     4H     reserved       6H     -     6H     -     6H     -     6H     -       7H     6H     BMA2     8H     -     6H     -     6H     -       8H     BMA2     8H     -     0H     -     6H     -     -     7H     -       8H     BMA2     8H     -     -     0H     -     -     0H     -     -     0H     -     0H     -     -     0H     -     -     0H     -     0H     -     0H     -     0H	2H	"		2H	"		2H	″		2H	
SH /	3H	"		3H	"		3H	"		3H	
6H     *     6H     *     6H     *     6H     *     6H     *     6H     *     7H     *     7H <t< td=""><td>4H</td><td>BMA1</td><td></td><td>4H</td><td>BMA5</td><td></td><td>4H</td><td>B23CS</td><td>$\langle \rangle$</td><td>4H</td><td>reserved</td></t<>	4H	BMA1		4H	BMA5		4H	B23CS	$\langle \rangle$	4H	reserved
7H     -     -     7H     -     -     7H     -     -     7H     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -     -	5H	"		5H			5H			) > 5H	
3H       BMA2       9H       AH       BH       AH       BH       <		"						"			
9H         '         9H         AH         9H         AH         9H         AH         AH         BH         BH </td <td></td> <td></td> <td></td> <td></td> <td>"</td> <td></td> <td></td> <td></td> <td>$\land$</td> <td>7H</td> <td>"</td>					"				$\land$	7H	"
AH         ·         AH         BH         AH         AH         BH         CH         BH         CH         BH         CH         BH         CH         DH         CH         CH </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>B45CS</td> <td>))</td> <td></td> <td></td>								B45CS	))		
BH         CH         CH         DH         EH         CH         DH         EH         CH         DH         EH         CH         DH         EH         EH<								"			
CH       BMA3       CH       DH       CH       DH       CH       DH       <								$\langle \langle \rangle \rangle$			
DH         *         DH         EH         EH </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>"</td> <td></td> <td>-</td> <td></td>								"		-	
BH       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F       F							A11				
FH         FH         FH         FH           12] FLASH control         ADR         Register name         ADR         Register name           FFFFE510H         SEOMOD         H         "         ADR         Register name           3H         "         ADR         Register name         FFFFE520H         FLCS           3H         "         4H         SEOMOD         H         "           3H         "         4H         FFFFE520H         FLCS         "           3H         "         4H         FEFFE520H         FLCS         "           3H         "         4H         FEFFE520H         FLOS         "           3H         "         4H         FEFFE520H         FEFFE520H         FEFFE520H         FEFFE520H           H         "BBH"         "         T         T         T         T           ADR         Register name         name         FFFFE520H         ADDREG4         "         T           FFFFE520H         ADR         Register name         T         T         T         T           TH         "         H         ADR         Register name         T         T           FFF											7
12] FLASH control         ADR       Register name         FFFFE510H       SEGMOD         11       "         3H       "         3H       "         3H       "         3H       "         4H       SECONT         6H       "         7H       "         8H       ROMSEC1         9H       #         8H       ROMSEC1         9H       #         8H       ROMSEC2         0H       EH         7H       "         8H       ROMSEC2         9H       H         8H       ROMSEC2         0H       EH         13] ROM correction       Register         14       ADR         7H       "         8H       ADDREG1         9H       "         14       ADDREG5         14       "         14H       ADDREG6         14H       ADR         14H       ADR         14H       ADR         14H       ADR         14H       ADDREG5      1								$\supset$			
ADR       Register name         FFFFESIOH       SEQMOD 1H       "         2H       "         3H       "         4H       SEQONT 5H       "         3H       "         4H       SEQONT 5H       "         6H       "         7H       "         8H       ROMSEC1         9H       AH         AH       FLPGEND 6H         8H       ROMSEC1         9H       AH         AH       BH         CH       ROMSEC2         DH       EH         FFFFE50H       ADDR         Register       ADR         Register       ADR         Name       ADR         Register       ADR         13] ROM correction       ADR         14       ADDREG1         14       ADDREG1         14       ADDREG2         9H       "         4H       ADDREG2         9H       "         AH       ADDREG3         OH       H         BH       "         AH       ADDREG3         H <td< td=""><td>FH</td><td>"</td><td></td><td>FH</td><td></td><td></td><td>( / FH</td><td></td><td>(</td><td>¥H</td><td></td></td<>	FH	"		FH			( / FH		(	¥H	
ADR       Register name         FFFFESIOH       SEQMOD 1H       "         2H       "         3H       "         4H       SEQONT 5H       "         3H       "         4H       SEQONT 5H       "         6H       "         7H       "         8H       ROMSEC1         9H       AH         AH       FLPGEND 6H         8H       ROMSEC1         9H       AH         AH       BH         CH       ROMSEC2         DH       EH         FFFFE50H       ADDR         Register       ADR         Register       ADR         Name       ADR         Register       ADR         13] ROM correction       ADR         14       ADDREG1         14       ADDREG1         14       ADDREG2         9H       "         4H       ADDREG2         9H       "         AH       ADDREG3         OH       H         BH       "         AH       ADDREG3         H <td< td=""><td></td><td>control</td><td></td><td></td><td></td><td></td><td>$\sim$</td><td>$\sim$</td><td>$\langle \rangle$</td><td>(1)</td><td></td></td<>		control					$\sim$	$\sim$	$\langle \rangle$	(1)	
name         name         name           FFFFE510H         SEQMOD         IH         ////////////////////////////////////			1		Degister	1 (			$\sim$		
FFFFE510H       SEQMOD       FFFFE520H       FLCS         1H       -       1H       -         3H       -       3H       -         4H       SEQCNT       4H       FLPGEND         5H       -       6H       -         7H       -       7H       -         8H       ROMSEC1       8H       reserved         9H       -       AH       -         AH       -       BH       -         CH       ROMSEC2       CH       DH         BH       -       AH       -         ADR       Register       name       -         FFFFE540H       ADDREG1       -       -         13] ROM correction       -       -       -         7H       -       -       -       -         3H       -       -       -       -         7H       -       -       <	ADR			ADR		6		(C)	$\sim$	$\searrow$	
1H       ''       1H       ''         3H       ''       3H       ''         4H       SEQCNT       3H       ''         6H       ''       ''       ''         8H       ROMSEC1       8H       ''         8H       ROMSEC1       8H       ''         8H       ROMSEC2       CH       ''         8H       ''       ''       ''         8H       ROMSEC2       CH       ''         BH       ''       ''       ''         ''       ''       ''       ''         ''       ''       ''       ''         ''       ''       ''       ''         ''       ''       ''       ''							$\rightarrow$	C	$\bigcirc$	)	
2H       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -       -							$\geq$		>	/	
3H       "       3H       "         4H       SEQCNT       3H       "         6H       "       4H       FLPGEND         7H       "       8H       ROMSEC1       8H         9H       AH       8H       reserved         9H       AH       "       8H         CH       ROMSEC1       8H       reserved         9H       AH       "       8H         CH       ROMSE02       CH       DH         FFFFE540H       ADR       Register       name         FFFFE540H       ADDREG0       FFFFE550H       ADDREG4       H         1H       "       2H       "       3H       "         3H       "       3H       "       3H       "         3H       "       3H       "       H       ADR       Register         1H       "       2H       "       H       H       H         2H       "       3H       "       H       H       H         4H       ADDREG1       H       ADR       Register       Register       H         6H       "       H       ADDREG5       <							>	((// )			
4H       SEQCNT       4H       FLPGEND         5H       "       5H       F         7H       "       8H       ROMSEC1       8H         8H       ROMSEC1       8H       reserved         9H       AH       "       AH         CH       ROMSEC2       CH       DH         DH       BH       "       H         CH       ROMSEC2       CH       DH         BH       "       CH       CH         CH       Romsec2       CH       DH         FFFFE540H       ADDREG0       FFFFE550H       ADDREG4         1H       "       2H'       "         3H       "       3H<"					$( \land )$						
SH       "       SH       GH			-			7					
SH       "       SH       "         GH       "       TH       "         7H       "       TH       "         8H       ROMSEC1       H       reserved         9H       AH       "       H         8H       ROMSEC2       CH       H         0H       H       "       H         8H       H       "       H         0H       H       "       H         0H       H       "       H         0H       H       "       H         13] ROM correction       FFFFE540H       ADDR       Register name         7H       "       ADR       Register name       FFFFE560H         1H       "       2H       "       ADR       Register name         1H       "       2H       "       ADR       Register name         1H       "       2H       "       ADR       ADR       Register name         1H       "       2H       "       ADR       SH       ADDREG8         1H       "       2H       "       H       ADR       SH         3H       "       H					FLPGEND						
7H       "       7H       "         8H       ROMSEC1       8H       reserved         9H       AH       AH       "         AH       AH       "       AH       "         0H       AH       "       H       "         0H       AH       "       AH       "         0H       AH       "       H       "         0H       AH       "       H       H         13] ROM correction       ADR       Register name       FFFFE550H       ADDREG4       FFFFE560H         1H       "       2H       "       3H       "       3H       "         3H       "       3H       "       3H       "       3H       "         4H       ADDREG1       5H       "       6H       "       1H       "         3H       "       3H       "       3H       "       3H       "       3H       "         4H       ADDREG2       8H       ADDREG6       8H       ADDREG9       5H       "       H       H       H       H       H       H       H       H       H       H       H       H											
8H       ROMSEC1       8H       reserved         9H       AH       AH       "         AH       AH       "       AH       "         CH       ROMSEC2       CH       H       H       H         DH       CH       ROMSEC2       CH       H       H       H         ADR       Register       ADR       Register       Register       Rame       FFFFE50H       ADDREG4       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H       H <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>$\sim$</td> <td></td> <td></td> <td></td>								$\sim$			
9H       AH       AH       AH       "         AH       BH       "       AH       "         CH       ROMSEC2       CH       DH       H         DH       H       H       "       H         H       H       H       "       H         ADR       Register       ADR       Register       name         FFFFE540H       ADDREC0       H       "       ADDREG1       FFFFE550H       ADDREG4       H       "         3H       "       3H       "       3H       "       3H       "       3H       "         4H       ADDREG1       H       AH       ADDREG5       H       ADDREG6       H       ADDREG9       H       "         5H       '       GH       '       TH<''			-		(manufacture)		$\sim$				
AH       BH       "         BH       ROMSEC2       CH         DH       DH       DH         EH       FH       FH         ADR       Register       ADR         ADR       Register       name         FFFFE540H       ADDREG0       FFFFE550H       ADDREG4         1H       "       2H       "         3H       "       3H       "         4H       ADDREG1       FFFFE550H       ADDREG5       FFFFE560H         5H       "       3H       "       3H         4H       ADDREG1       FH       "       3H         5H       "       6H       "       6H         7H       "       7H       "       7H         8H       ADDREG2       8H       ADDREG6       8H       ADDREG3         9H       "       9H       "       9H       "         AH       "       8H       ADDREG3       CH       ADDREG7       CH         0H       "       0H       "       0H       "       0H         6H       "       H       H       H       H       H		ROMBECT			reserved "		$\sim$				
BH       ROMSEC2       BH       "         CH       ROMSEC2       CH       DH         DH       DH       DH       DH         FFF       FH       FH       FH         13] ROM correction       ADR       Register name       ADR         FFFFE540H       ADDREG0       FFFFE550H       ADDREG4       FFFFE560H         1H       "       2H       "       3H       "         3H       "       3H       "       3H       "         3H       "       3H       "       3H       "         4H       ADDREG1       FFFFE560H       ADDREG5       4H       ADDREG8         5H       "       6H       "       6H       "       6H         7H       "       7H       "       7H       "       7H         8H       ADDREG2       8H       ADDREG6       8H       ADDREGA         9H       "       9H       "       9H       "         8H       ADDREG3       CH       ADR       BH       "         8H       ADDREG3       CH       ADRE66       8H       ADDREGA         9H       "       9H				$\sim$		~	$\langle \langle \langle \rangle \rangle$				
CH DH EH FHROMSEC2 DH EH FHCH DH EH FH13] ROM correctionADR FFFFE540H 3HADR TH THADR TH THFFFFE540H 3HADR TH TH THADR TH TH TH TH TH TH THADR TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH TH 					"	4	$\geq$				
DH EH FHDH EH FHDH EH FH13] ROM correctionADRRegister nameADRRegister nameADRRegister nameFFFFE540HADDREG0IH 1H"1H"2H 2H"2H"3H4HADDREG1FFFFE550H5H"6H 6H7H"8HADDREG29H"0H"7H"7H"8HADDREG29H"9H"6H"7H"7H"7H"8HADDREG29H"8HADDREG30H"8HMDREG30H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H		POMSEO2			6	7					
EH FHEH FH13] ROM correctionADRRegister nameADRRegister nameFFFFE540HADDREG0 1H1H"2H"3H"4HADDREG1 5H5H"6H"7H"7H"7H"8HADDREG2 9H9H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H"7H <t< td=""><td></td><td>KOWSEGZ</td><td></td><td>/</td><td>$\sim (0$</td><td></td><td>()</td><td></td><td></td><td></td><td></td></t<>		KOWSEGZ		/	$\sim (0$		()				
FHFHADRRegister nameADRRegister nameFFFFE540HADDREG0 1H1H72H73H73H73H74HADDREG1 5H5H76H77H77H77H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H7H						/ /	)				
13] ROM correction         ADR       Register name       ADR       Register name       ADR       Register name         FFFFE540H       ADDREG0       FFFFE550H       ADDREG4       FFFFE560H       ADDREG8         1H       "       2H       "       2H       "         3H       "       3H       "       2H       "         4H       ADDREG1       4H       ADDREG5       4H       ADDREG9         5H       "       6H       "       6H       "         7H       "       7H       "       7H       "         8H       ADDREG2       8H       ADDREG6       8H       ADDREG3         9H       "       9H       "       7H       "         AH       "       BH       "       BH       "         6H       M       ADDREG2       8H       ADDREG6       8H       ADDREGA         9H       "       9H       "       9H       "       7H       "         6H       M       ADDREG2       8H       ADDREG6       8H       ADDREGA         9H       "       BH       "       BH<"			$\langle \rangle$								
ADRRegister nameADRRegister nameADRRegister nameFFFFE540HADDREG0FFFFE550HADDREG4FFFFE560HADDREG81H''''''''''''''''''''''''''''''''''''''''''				$\sim$							
ADRRegister nameADRRegister nameADRRegister nameFFFFE540HADDREG0FFFFE550HADDREG4FFFFE560HADDREG81H''''''''''''''''''''''''''''''''''''''''''		$\langle \rangle$									
FFFFE540HADDREG0FFFFE550HADDREG4FFFFE560HADDREG81H"1H"1H"1H2H"2H"2H"3H"3H"3H"2H4HADDREG14HADDREG54HADDREG95H"5H"5H"6H"6H"5H"7H"6H"6H"7H*0HMDREG68HADDREG49H*9H"9H"AHADDREG3CHADDREG7CHADDREG80H"0H"0H"	13] ROM co			^	$\sim$						
FFFFE540HADDREG0FFFFE550HADDREG4FFFFE560HADDREG81H"1H"1H"2H"2H"2H"3H"3H"3H"4HADDREG14HADDREG54HADDREG95H"6H"5H"6H"6H"6H"7H"6H"6H"7H*6H"6H"8HADDREG28HADDREG68HADDREGA9H"9H"6H"AH*6H"6H"6H*6H%6H%7H*6H%6H%6H*6H%6H%7H*6H%6H%8HADDREG26HADDREG68HADREG36H%6H%6H%6H%6H7H%6H%6H7H%6H%6H7H%6H%6H8HADDREG36H%6H7H%6H%6H7H%6H%7H7H%6H%7H7H%6H%7H7H%6H%7H7H%6H% <td>ADR</td> <td></td> <td><i>(</i></td> <td>ADR</td> <td></td> <td></td> <td>ADR</td> <td></td> <td></td> <td></td> <td></td>	ADR		<i>(</i>	ADR			ADR				
1H"1H"1H"2H"2H"2H"3H"3H"3H"3H"3H"3H"4HADDREG14HADDREG54HADDREG95H"6H"6H"6H"6H"6H"7H"7H"6H"7H"7H"7H"8HADDREG28HADDREG68HADDREGA9H"9H"6H"AH"6H"6H"6H"6H"6H"7H"6H"6H"8HADDREG28HADDREG68HADDREGA9H"6H"6H"6H"6H"6H"7H"6H"6H"8HADDREG28HADDREG68HADDREGA9H"6H"6H"6H"6H"6H"7H"6H"6H"8HADDREG29H"6H#8H"6H"6H"8H"6H"6H%8H%6H6H%8H%6H6H%8H%6H		name		$\langle \rangle$	name			name			
In 2HIn 2HIn 2HIn 2HIn 2H2H"2H"3H"3H"3H"3H"4HADDREG14HADDREG54H5H"5H"6H"6H"7H"7H"7H"7H"8HADDREG28HADDREG69H"9H"AH"BH"6H"BH"6H"6H7H"6H7H"7H8HADDREG28HADDREG3CHADDREG7CHADDREG3CHDH"CHADDREG3DH"CHADDREG3DH"CHADDREG3DH"CHADDREG3DH"CHADDREG3DH"CHADDREG3DH"CHADDREG3DH"CHADDREG3DH"CHADDREG3DH"CHADDREG3DH"CHADDREG3DH"CHADDREG3DH"CHADDREG3CHADDREG3CHADDREG3CHADDREG3CHADDREG3CHAD		ADDREG0			ADDREG4				1		
2H2H2H2H3H"3H"3H4HADDREG14HADDREG54HADDREG95H"5H"5H"6H"6H"6H"7H"7H"7H"8HADDREG28HADDREG68HADDREGA9H"9H"9H"AH"BH"BH"CHADDREG3CHADDREG7CHADDREGBDH"DH"DH"		"			"				1		
4HADDREG14HADDREG54HADDREG95H"5H"5H"6H"6H"6H"7H"7H"7H"8HADDREG28HADDREG68HADDREGA9H"9H"9H"AH%BH"BH"CHADDREG3CHADDREG7CHADDREGBDH"DH"DH"			2						1		
5H"5H"5H"6H"6H"6H"7H"7H"7H"8HADDREG28HADDREG68HADDREGA9H"9H"9H"AH"BH"BH"CHADDREG3CHADDREG7CHADDREGBDH"DH"DH"									1		
311 <t< td=""><td>$\sim$</td><td></td><td></td><td>~</td><td></td><td></td><td></td><td></td><td>1</td><td></td><td></td></t<>	$\sim$			~					1		
offoffoffoff7H7H7H7H7H7H7H7H8HADDREG28HADDREG68H9H79H7HAH7H7H7HBH7H7H7HCHADDREG3CHADDREG7CHDH7H7H7H									1		
NINININI8HADDREG28HADDREG68HADDREGA9H"9H"9H"AH"AH"AH"BH"BH"BH"CHADDREG3CHADDREG7CHADDREGBDH"DH"DH"									1		
9H"9H"AH"AH"AHBH"BH"BHCHADREG3CHADDREG7CHDH"DH"DH									1		
AH"AH"AH"AH"BH"BH"CHADDREG3CHADDREG7CHDH"DH"DH									1		
BH"BH"BH"BH"CHADDREG3CHADDREG7CHDH"DH"									1		
CHADDREG3CHADDREG7CHADDREGBDH"DH"DH"									1		
DH " DH " DH "									1		
			11						1		
									1		
	EH			EH			EH		1		
FH " FH " FH "		"	1		"		EU	"	1		

TMP19A63 (rev1.1)19 -439

[14] INTUNIT

ADR	Register		ADR	Register	l	ADR	Register		ADR	Register
ADIN	name		ADI	name		ADI	name			name
FFFFE700H	ADCINT		FFFFE710H	TMRBINTD		FFFFE720H	TBTINT		FFFFE740H	
1H			1H			1H	$\sim$		1H	
2H			2H			2H			2H	
3H			3H			3H	(	$\langle \rangle$	ЗН	
4H	TMRBINTA		4H	TMRBINTE		4H			) > 4H	
5H			5H			5H			5Н	
6H			6H			6H	~ (7/	$\langle \rangle$	6H	
7H			7H			7H <		)	7H	
8H	TMRBINTB		8H	CAPINT		8H			8H	
9H			9H			9H	$\langle ( ) \rangle$		9H	
AH BH			AH BH			АН ВН			AH BH	
СН	TMRBINTC		СН	CMPINT		СН			CH	
DH	TWIRDINTC		DH	CIVIFINI						/
EH			EH				$\searrow$	/	EH	
FH			FH			EH	$\diamond$			
							<		GOT	
15] CG					2		P		$\diamond$	
	Register			Register			Register	n		Register
ADR	name		ADR	name		ADR	name	$\mathcal{D}$	ADR	name
FFFFEE00H	SYSCR3		FFFFEE10H	IMCGA		FFFFEE20H	EICRCG		FFFFEE40H	
1H	SYSCR2		1H	"	>	111.	~		1H	
2H	SYSCR1		2H	"	$\sim$	2H	"		2H	
3H	SYSCR0		3H (	"		3H	"))		3H	
4H			4H	IMCGB		4H	NMIFLG		4H	
5H			5H	×		5H	<i>m</i> _/		5H	
6H			( 6H	s)		6H	"		6H	
7H			7H	<u> </u>		7H	"		7H	
8H			8H	IMCGC	$ \subset $	8H			8H	
9H AH			9н Ан	"		9H AH			9H AH	
ВН			BH	" ~ ((	//	) BH			ВН	
CH			СН	IMCGD	$\leq$	СН			СН	
DH		$\langle \langle$	DH/	"	/	DH			DH	
EH			EH	×	2	EH			EH	
FH	$\frown$		FH	"		FH			FH	


# 20. JTAG Interface


The TMP19A63 is equipped with the boundary scan interface that conforms to the Joint Test Action Group (JTAG) standard. This interface uses the industry-standard JTAG protocol (IEEE Standard 1149.1/D6). This chapter describes this JTAG interface with a mention of boundary scan, interface pins, interface signals, and test access ports (TAP).

# 20.1 Boundary Scan Overview

IC (Integrated Circuit) density is ever increasing, SMDs (Surface Mount Devices) continue to decrease in size, components are now mounted on both sides of printed circuit boards (PCBs), and there are considerable technical developments related to embedding holes. Conventional internal circuit testing techniques are dependent on the physical contact between internal circuitry and chips and, therefore, their limitations with respect to efficiency and accuracy are manifest. With the ever-increasing IC complexity, tests conducted to perform inspections on all chips integrated into an IC are becoming larger in scale, and it is becoming more difficult to design an efficient, reliable IC testing program.

To overcome this difficulty in performing IC tests, the "boundary scan" circuit was developed. It is a group of shift registers called "boundary scan cells" established between pins and internal circuitry (see Fig. 20.1). These boundary scan cells are bypassed under normal conditions. When an IC goes into test mode, data is sent from the boundary scan cells through the shift register bus in response to the instruction given by a test program, and various diagnostic tests are executed. In IC tests, five signals TDI, TDO, TMS, TCK and TRST are used. These signals are explained in the next section.





(Note) The optional instructions IDCODE, USERCODE, INTEST and RUNBIST are not implemented in the TMP19A63.

# 20.2 JTAG Interface Signals

JTAG interface signals are as follows (see Fig. 20.2):

- TDI To input JTAG serial data •
- TDO To output JTAG serial data
- TMS To select JTAG test mode
- TCK To input JTAG serial clock
- TRST To input JTAG test reset




Fig. 20.2 Interface Signals and Registers

The JTAG boundary scan mechanism (hereafter called "JTAG mechanism") enables testing of the processor, printed circuit boards connected to the processor, and connections between other components on printed circuit boards.

The JTAG mechanism does not have a function of testing the processor itself.

# 20.3 JTAG Controller and Registers

The following JTAG controller and registers are built into the processor:

- Instruction register
- Boundary scan register
- Bypass register
- Device identification register
- Test Access Port (TAP) controller

In the JTAG basic mechanism, the TAP controller state machine monitors the signals input through the JTMS pin. As the JTAG mechanism starts operation, the TAP controller determines a test function to be executed by loading data into the JTAG instruction register (IR) and performing a serial data scan via the data register (DR), as shown in Table 20.1. When data is scanned, the state of the JTMS pin represents new specific data words and the end of data flow. The data register is selected according to data loaded into the instruction register.


#### 20.3.1 Instruction Register

The JTAG instruction register consists of four cells, including shift registers. It is used to select either a test to be executed or a test data register to be accessed or to select both. Either the boundary scan register or the bypass register is selected according to combinations shown in Table 20.1.

Instruction code Most significant to least significant bit		Data register to be selected
0000	EXTEST	Boundary scan register
0001	SAMPLE/PRELOAD	Boundary scan register
0010 ~1110	Reserved	Reserved
1111	BYPASS	Bypass register

#### Table 20.1 Bit Configurations of the JTAG Instruction Register

Fig. 20.3 shows the format of the instruction register.



The instruction code is shifted from the least significant bit to the instruction register.




Fig. 20.4 Direction of a Shift of the Instruction Code to the Instruction Register

### 20.3.2 Bypass Register

The bypass register has a one-bit width. If the TAP controller is in the Shift-DR state (bypass state), data at the TDI pin is shifted into the bypass register, and the output from the bypass register is shifted out to the TDO output pin.

Simply put, the bypass register is a circuit for bypassing the devices in a serial boundary scan chain connected to the substrates that are not required for a test to be conducted. Fig. 20.5 shows the logical position of the bypass register in a boundary scan chain.

If the bypass register is used, the speed of access to boundary scan registers in an active IC in a data path used for substrate level testing can be increased.




Fig. 20.5 Function of the Bypass Register

### 20.3.3 Boundary Scan Register

The boundary scan register has all the inputs and outputs for TMP19A63 except for some analog output signals and the control signals. Pins of the TMP19A63 can drive any test patterns by scanning data into the boundary scan register in the Shift-DR state. After the boundary scan register goes into the Capture-DR state, data enters the processor, is shifted, and inspected.

The boundary scan register forms a data path. It basically functions as a single shift register of 297-bit width. Cells in this data path are connected to all input and output pads of the TMP19A63.


The TDI input is introduced to the least significant bit (LSB) in the boundary scan register. The most significant bit in the boundary scan register is taken out of the TDO output.

#### 20.3.4 Test Access Port (TAP)

The test access port (TAP) consists of five signal pins: TRST, TDI, TDO, TMS, and TCK. Serial test data, instructions and test control signals are sent and received through these signal pins.

Data is serially scanned into one of three registers (instruction register, bypass register and boundary scan register) via the TDI pin or it is scanned out from one of these three registers into the TDO pin, as shown in Fig. 20.6.

The TMS input is used to control the state transitions of the main TAP controller state machine. The TCK input is a test clock exclusively for shifting serial JTAG data synchronously; it works independently of a chip core clock or a system clock.





Data through the TDI and TMS pins are sampled on the rising edge of the input clock signal TCK. Data through the TDO pin changes on the falling edge of the clock signal TCK.

### 20.3.5 TAP Controller

In the processor, a 16-state TAP controller specified in the IEEE JTAG standard is implemented.

### 20.3.6 Controller Reset


To reset the state machine of the TAP controller,

- assert the TRST signal input (Low) to reset the TAP controller or
- continue to assert the input signal TMS by using the rising edge of the TCK input five times successively after clearing the reset state of the processor.

The reset state can be maintained by keeping TMS in an asserted state.

# 20.3.7 State Transitions of the TAP Controller

Fig. 20.7 shows the state transitions of the TAP controller. The state of the TAP controller changes depending on which value TMS will select on the rising edge of TCK, 0 or 1. In this figure, the arrow shows a state transition and the value that TMS selects to execute each state transition is shown alongside of the arrow.



The TAP controller operates in each state described below. In Fig. 20.7, a column to the left is the data column and a column to the right is the instruction column. The data column represents the data register (DR), and the instruction column represents the instruction register (IR).

Test-Logic-Reset

If the TAP controller is in a reset state, the device identification register is selected by default. The most significant bit in the boundary scan register is cleared to "0," and the output is disabled. The TAP controller remains in the Test-Logic-Reset state if TMS is "1." If "0" is input into TMS in the Test-Logic-Reset state, the TAP controller goes into the Run-Test/Idle state.

Run-Test/Idle

In the Run-Test/Idle state, the IC goes into test mode only if a specific instruction, such as the built-in self test (BIST) instruction, is issued. If an instruction that cannot be executed in the Run-Test/Idle state has been issued, the test data register selected by the last instruction maintains the existing state.

The TAP controller remains in the Run-Test/Idle state if TMS is "0." If "1" is input into TMS, the TAP controller goes into the Select-DR-Scan state.

Select-DR-Scan

The Select-DR-Scan state of the TAP controller is a transient state. In this state, the IC performs no operations. If "0" is input into TMS when the TAP controller is in the Select-DR-Scan state, the TAP controller goes into the Capture-DR state. If "1" is input into TMS, the instruction column goes into the Select-IR-Scan state.

Select-IR-Scan

The Select-IR-Scan state of the TAP controller is a transient state. In this state, the IC performs no operations.

If "0" is input into TMS when the TAP controller is in the Select-IR-Scan state, the TAP controller goes into the Capture-IR state. If "1" is input into TMS, the TAP controller returns to the Test-Logic-Reset state.

### Capture-DR

If the data register selected by the instruction register has parallel inputs when the TAP controller is in the Capture-DR state, data is loaded into the data register in a parallel fashion. If the data register does not have parallel inputs or if data does not need to be loaded into the selected test data register, the data register maintains the existing state.

If "0" is input into TMS when the TAP controller is in the Capture-DR state, the TAP controller goes into the Shift-DR state. If "1" is input into TMS, the TAP controller goes into the Exit 1-DR state.

### Shift-DR

If the TAP controller is in the Shift-DR state, data is serially shifted out by the data register connected between TDI and TDO.

If the TAP controller is in the Shift-DR state, the Shift-DR state is maintained while TMS is "0." If "1" is input into TMS, the TAP controller goes into the Exit 1-DR state.

• Exit 1-DR

The Exit 1-DR state of the TAP controller is a transient state.

If "0" is input into TMS when the TAP controller is in the Exit 1-DR state, the TAP controller goes into the Pause-DR state. If "1" is input into TMS, it goes into the Update-DR state.

• Pause-DR

In the Pause-DR state, the shift operation performed by the data register selected by the instruction register is temporarily suspended. The instruction register and the data register maintain their existing state.

The TAP controller remains in the Pause-DR state while TMS is "0". If "1" is input into TMS, it goes into the Exit 2-DR state.

• Exit 2-DR

The Exit 2-DR state of the TAP controller is a transient state.

If "0" is input into TMS when the TAP controller is in the Exit 2-DR state, the TAP controller returns to the Shift-DR state. If "1" is input into TMS, it goes into the Update-DR state.

Update-DR

In the Update-DR state, data is output in a parallel fashion from the data register having a parallel output synchronously to the rising edge of TCK. The data register with a parallel output latch does not output data during the shift operation; it outputs data only in the Update-DR state.

If "0" is input into TMS when the TAP controller is in the Update-DR state, the TAP controller goes into the Run-Test/Idle state. If "1" is input into TMS, it goes into the Select-DR-Scan state.

Capture-IR

In the Capture-IR state, data is loaded into the instruction register in a parallel fashion. Data loaded is 0001. The Capture-IR state is used to test the instruction register. A malfunction of the instruction register can be detected by shifting out the data loaded.

If "0" is input into TMS when the TAP controller is in the Capture-IR state, the TAP controller goes into the Shift-IR state. If "1" is input into TMS, it goes into the Exit 1-IR state.

### • Shift-IR

In the Shift-IR state, the instruction register is connected between TDI and TDO, and data loaded synchronously to the rising edge of TCK is serially shifted out.

The TAP controller remains in the Shift-IR state while TMS is "0". If "1" is input into TMS, the TAP controller goes into the Exit 1-IR state.

#### Exit 1-IR

The Exit 1-IR state of the TAP controller is a transient state.

If "0" is input into TMS when the TAP controller is in the Exit 1-IR state, the TAP controller goes into the Pause-IR state. If "1" is input into TMS, it goes into the Update-IR state.

### Pause-IR

In the Pause-IR state, the shift operation performed by the instruction register is temporarily suspended. The existing state of the instruction register and that of the data register are maintained.

The TAP controller remains in the Pause-IR state while TMS is "0." If "+" is input into TMS, it goes into the Exit 2-IR state.

• Exit 2-IR

The Exit 2-IR state of the TAP controller is a transient state.

If "0" is input into TMS when the TAP controller is in the Exit 2-IR state, the TAP controller goes into the Shift-IR state. If "1" is input into TMS, it goes into the Update-IR state.

• Update-IR

In the Update-IR state, instructions shifted into the instruction register are updated by outputting them in a parallel fashion synchronously to the rising edge of TCK.

If "0" is input into TMS when the TAP controller is in the Update-IR state, the TAP controller goes into the Run-Test/Idle state. If "1" is input into TMS, it goes into the Select-DR-Scan state.

Table 20.2 shows the boundary scan sequence relative to processor signals.

		AG Scan Sequer				
1 TOVR	2 PQ3	3 PQ2	4 PQ1	5 PQ0	6 PP7	7 PP6
8 PP5	9 PP4	10 PP3	11 PP2	12 PP0	13 PO7	14 PO6
15 PO5	16 PO4	17 PO3	18 PO2	19 PO1	20 PO0	21 PN7
22 PN6	23 PN5	24 PN4	25 PN3	26 PN2	27 PN1	28 PN0
29 PM7	30 PM6	31 PM5	32 PM4	33 PM3	34 PM2	35 PM1
36 PM0	37 PLLSEL	38 PL7	39 PL6	40 PL5	41 PL4	42 PL3
43 PL2	44 PL1	45 PL0	46 PK7	47 PK6	48 PK5	49 PK4
50 PK3	51 PK2	52 PK1	53 PK0	54 PJ7	55 PJ6	56 PJ5
57 PJ4	58 PJ3	59 PJ2	60 PJ1	61 PJ0	62 PI7	63 PI6
64 PI5	65 PI4	66 PI3	67 Pl2	68 PI1	69 PI0	70 PH7
71 PH6	72 PH5	73 PH4	74 PH3	75 PH2	76 PH1	77 PH0
78 PG7	79 PG6	80 PG5	81 PG4	82 PG3	83 PG2	84 PG1
85 PG0	86 PF7	87 PF6	88 PF5	89 PF4	90 PF3	91 PF2
92 PF1	93 PF0	94 PE7	95 PE6	96 PE5	97 PE4	98 PE3
99 PE2	100 PE1	101 PE0	102 PD7	103 PD6	104 PD5	105 PD4
106 PD3	107 PD2	108 PD1	109 PD0	110 PCST4	111 PCST3	112 PCST2
113 PCST1	114 PCST0	115 PC7	116 PC6	117 PC5	118 PC4	119 PC3
120 PC2	121 PC1	122 PC0	123 PB7	124 PB6	125 PB5	126 PB4
127 PB3	128 PB2	129 PB1	130 PB0	131 PA7	132 PA6	133 PA5
134 PA4	135 PA3	136 PA2	137 PA1	138 PA0	139 P97	140 P96
141 P95	142 P94	143 P93	144 P92	145 P91	146 P90	147 P87
148 P86	149 P85	150 P84	151 P83	152 P82	153 P81	154 P80
155 P77	156 P76	157 P75	158 P74	159 P73	160 P72	161 P71
162 P70	163 P67	164 P66	165 P65	166 P64	167 P63	168 P62
169 P61	170 P60	171 P57	172 P56	173 P55	174 P54	175 P53
176 P52	177 P51	178 P50	179 P47	180 P46	181 P45	182 P44
183 P43	184 P42	185 P41	186 P40	187 P37	188 P36	189 P35
190 P34	191 P33	192 P32	193 P31	194 P30	195 P27	196 P26
197 P25	198 P24	199 P23	200 P22	201 P21	202 P20	203 P17
204 P16	205 P15	206 P14	207 P13	208 P12	209 P11	210 P10
211 P07	212 P06	213 P05	214 P04	215 P03	216 P02	217 P01
218 P00	219 NMI	220 ENDIAN	221 DINT	222 DCLK	223 BW1	224 BW0
225 BUSMD						
	ha nina ahauna					

Table 20.2 JTAG Scan Sequence Relative to the TMP19A63 Processor Pins

Note: The pins shown above are JTAG scan available.

# 20.4 Instructions Supported by the JTAG Controller Cells

This section describes the instructions supported by the JTAG controller cells of the TMP19A63.

## 20.4.1 EXTEST instruction

The EXTEST instruction is used for external interconnect test. If this instruction is issued, the BSR cells at output pins output test patterns in the Update-DR state, and the BSR cells at input pins capture test results in the Capture-DR state.

Before the EXTEST instruction is selected, the boundary scan register is usually initialized using the SAMPLE/PRELOAD instruction. If the boundary scan register has not been initialized, there is the possibility that indeterminate data will be transmitted in the Update-DR state and bus conflicts may occur between ICs. Fig. 20.8 shows the flow of data while the EXTEST instruction is selected.




Fig.20.8 Flow of Data While the EXTEST Instruction Is Selected

The basic external interconnect test procedure is as follows:

- 1. Initialize the TAP controller to put it in the Test-Logic-Reset state.
- 2. Load the SAMPLE/PRELOAD instruction into the instruction register. This allows the boundary scan register to be connected between TDI and TDO.
- 3. Initialize the boundary scan register by shifting in determinate data.
- 4. Load the initial test data into the boundary scan register.
- 5. Load the EXTEST instruction into the instruction register.
- 6. Capture the data applied to the input pin and input it into the boundary scan register.
- 7. Shift out the captured data while simultaneously shifting in the next test pattern.
- 8. Output the test pattern that was shifted into the boundary scan register for output to the output pin.


Repeat steps 6 through 8 for each test pattern.

(Note) When using EXTEST instruction, please note that malfunction may occur depending on the data input from terminal pin on ground that CPU is in operating state and make sure to execute the test after the system reset is released


### 20.4.2 SAMPLE/PRELOAD Instructions

The SAMPLE and PRELOAD instructions are used to connect TDI and TDO by way of the boundary scan register. This instruction has two functions.

 The SAMPLE instruction is used to monitor the I/O pad of an IC. While SAMPLE is monitoring the I/O pads, the internal logic is not disconnected from the I/O pins of an IC. This instruction is executed in the Capture-DR state. A main function of SAMPLE is to read values of the I/O pins of an IC at the rising edge of TCK during normal functional operation. Fig. 20-9 shows the flow of data while the SAMPLE instruction is selected.



 The PRELOAD instruction is used to initialize the boundary scan register before selecting other instructions. For example, the boundary scan register is initialized using PRELOAD before selecting the EXTEST instruction, as previously explained. PRELOAD shifts data into the boundary scan register without affecting the normal operation of the system logic. Fig. 20.10 shows the flow of data while the PRELOAD instruction is selected.



When using the SAMPLE instruction, complete the instruction update during the system reset. After the reset is released, do not switch the TAP instruction.

### 20.4.3 BYPASS instruction

When conducting the type of test in which an IC does not need to be controlled or monitored, the BYPASS instruction is used to form the shortest serial path bypassing an IC by connecting the bypass register between JTDI and JTDO. The BYPASS instruction does not affect the normal operation of the system logic implemented on a chip. Data passes through the bypass register while the BYPASS instruction is selected, as shown in Fig. 20.11.




Fig. 20.11 Flow of Data While the Bypass Register Is Selected

## 20.5 Points to Note

This section describes the points to note regarding JTAG boundary scan operations implemented in this processor.

- The X2 and X1 signal pads do not comply with JTAG.
- To reset the JTAG circuit, execute either of the following:
  - ① Initialize the JTAG circuit by asserting TRST, and then negate TRST.
  - ² Set the TMS pin to "1," and supply TCK with more than 5 clocks.

# 21. Flash Memory Operation

This section describes the hardware configuration and operation of the flash memory.

### Flash Memory

### Features

1) Memory capacity

The TMP19A63 F10XBG device contains 8M bits (1024kB) of flash memory capacity. The memory area consists of 8 independent memory blocks (128 kB  $\times$  8) to enable independent write access to each block. When the CPU is to access the internal flash memory, 32-bit data bus width is used.

- Flash memory access
   Interleave access is used in this device.
- 3) Write/erase time

Write time: 1sec/Chip (Typ) 0.5sec/128Kbyte (Typ,)

Erase: 0.2sec/Chip (Typ) 100msec/128Kbyte(Typ.)

(Note) The above values are theoretical values not including data transfer time. The write time per chip depends on the write method to be used by the user.

### Programming method

The onboard programming mode is available for the user to program (rewrite) the device while it is mounted on the user's board.

4-1) User boot mode

The user's original rewriting method can be supported.

4-2) Single boot mode

The rewriting method to use serial data transfer (Toshiba's unique method) can be supported.

Rewriting method

The flash memory included in this device is generally compliant with the applicable JEDEC standards except for some specific functions. Therefore, if the user is currently using an external flash memory device, it is easy to implement the functions into this device. Furthermore, the user is not required to build his/her own programs to realize complicated write and erase functions because such functions are automatically performed using the circuits already built-in the flash memory chip.

This device is also implemented with a read-protect function to inhibit reading flash memory data from any external writer device. On the other hand, rewrite protection is available only through command-based software programming; any hardware setting method to apply +12VDC is not supported. The above described protection function is automatically enabled when all the two area are configured for protection. When the user removes protection, the internal data is automatically erased before the protection is actually removed.




Fig. 21.1 Block Diagram of the Flash Memory Section

# **Operation Mode**

This device has two operation modes including the mode not to use the internal flash memory.


	Table21.1 Operation Modes						
Operation mode	Operation details						
Single chip mode	After reset is cleared, it starts up from the internal flash memory.						
Normal mode	In this operation mode, two different modes, i.e., the mode to execute user application programs and the mode to rewrite the flash memory onboard the user's card, are defined. The former is referred to as "normal mode" and the latter "user boot mode."						
User boot mode	The user can uniquely configure the system to switch between these two modes. For example, the user can freely design the system such that the normal mode is selected when the port "00" is set to "1" and the user boot mode is selected when it is set to "0." The user should prepare a routine as part of the application program to make the decision on the selection of the modes.						

Among the flash memory operation modes listed in the above table, the User Boot mode is the programmable modes. This mode is referred to as "Onboard Programming" modes where onboard rewriting of internal flash memory can be made on the user's card.

Either the Single Chip or Single Boot operation mode can be selected by externally setting the level of the  $\overrightarrow{\text{BOOT}}$  input pin while the device is in reset status.

After the level is set, the CPU starts operation in the selected operation mode when the reset condition is removed. Regarding the BOOT pin, be sure not to change the levels during operation once the mode is selected.

The mode setting method and the mode transition diagram are shown below:



### 21.2.1 Reset Operation

To reset the device, ensure that the power supply voltage is within the operating voltage range, that the internal oscillator has been stabilized, and that the  $\overrightarrow{\text{RESET}}$  input is held at "0" for a minimum duration of 12 system clocks (1.8 µs with 54MHz operation; the "1/8" clock gear mode is applied after reset).

(Note 1)	Regarding power-on reset of devices with internal flash memory;
	For devices with internal flash memory, it is necessary to apply "0" to the RESET
	inputs upon power on for a minimum duration of 500 microseconds regardless of the operating frequency.
(Note 2)	While flash programming or deletion is in progress, at least 0.5 microseconds of reset period is required regardless of the system clock frequency.

### 21.2.2 DSU (EJTAG) - PROBE Interface

This interface is used when the DSU probe is used in debugging. This is the dedicated interface for connection to the DSU probe. Please refer to the operation manual for the DSU probe you are going to use for details of debugging procedures to use the DSU probe. Here, the function to enable/disable the DSU probe in the DSU (EJTAG) mode is described.

1) Protect function

This device allows use of on-board DSU probes for debugging. To facilitate this, the device is implemented with a protection function to prevent easy reading of the internal flash memory by a third party other than the authorized user. By enabling the protection function, it becomes impossible to read the internal flash memory from a DSU probe. Use this function together with the protection function of the internal flash memory itself as described later.

2) DSU probe enable/disable function

This device allows use of on-board DSU probes for debugging operations. To facilitate this, the device is implemented with the "DSU probe inhibit" function (hereafter referred to as the **"DSU inhibit" function**) to prevent easy reading of the internal flash memory by a third party other than the authorized user. By enabling the DSU inhibit function, use of any DSU probe becomes impossible.

3) DSU enable (Enables use of DSU probes for debugging)

In order to prevent the DSU inhibit function from being accidentally removed by system runaway, etc., the method to cancel the DSU inhibit function is in double protection structure so it is necessary to set SEQMOD<DSUOFF> to "0" and also write the protect code "0x0000_00C5" to the DSU protect control register SEQCNT to cancel the function. Then, debugging to use a DSU probe can be allowed. While power to the device is still applied, setting SEQMOD <SEQON> to "1" and writing "0x0000_00C5" to the SEQCNT register will enable the protection function again.

		$\mathcal{A}$	/ 6	5	77.4	3	2	1	0		
SEQMOD	Bit Symbol										
(0xFFFF_E510)	Read/Write		R								
	After reset		0								
	Function	$\sim$	Always reads "0."								
	$\sim 7$		-					-	0: DSU disable		
	4	15	/1/4	13	12	11	10	9	8		
(	Bit Symbol										
	Read/Write		R								
	After reset	$\sim (c$	0								
	Function	$( \land [ ] )$	Always reads "0."								
		23	22	21	20	19	18	17 16			
	Bit Symbol										
$\sim$	Read/Write					R					
	After reset										
	Function										
		31	30	29	28	27	26	25	24		
	Bit Symbol										
	Read/Write					R					
	After reset					0					
	Function				Alwa	ys reads "C	)."				

Table 21.3 DSU Protect Mode Register

(Note 1) This register must be 32-bit accessed.(Note 2) This register is initialized only by power-on reset. It is not initialized by a normal reset.

		1001	C 21.4 DC		Control R	egiotei					
		7	6	5	4	3	2	1	0		
SEQCNT	Bit Symbol										
(0xFFFF_E514)	Read/Write	Ŵ									
	After reset										
	Function	Write "0x0000_00C5".									
		15	14	13	12	11	10	9	8		
	Bit Symbol										
	Read/Write	Ŵ									
	After reset					~ (	$(7/\land$				
	Function	Write "0x0000_00C5"									
		23	22	21	20	19	18	17	16		
	Bit Symbol						7				
	Read/Write	W									
	After reset				2						
	Function	Write <u>"0x0000_00C5</u> ".									
		31	30	29	2877	27	26	25	24		
	Bit Symbol					) ]	$\Diamond$	20			
	Read/Write	W									
	After reset						$\square$				
	Function	Write "0x0000_00C5".									

Table 21.4 DSU Protect Control Register

(Note 1)

This register must be 32-bit accessed.

4) Example use by the user

An example to use a DSU probe together with this function is shown as follows:




Fig. 21.3 Example Use of DSU Inhibit Function

# 21.2.3 User Boot Mode (Single chip mode)

User Boot mode is to use flash memory programming routine defined by users. It is used when the data transfer buses for flash memory program code on the old application and for serial I/O are different. It operates at the single chip mode; therefore, a switch from normal mode in which user application is activated at the single chip mode to User Boot Mode for programming flash is required. Specifically, add a mode judgment routine to a reset program in the old application.

The condition to switch the modes needs to be set by using the I/O of 19A63 in conformity with the user's system setup condition. Also, flash memory programming routine that the user uniquely makes up needs to be set in the new application. This routine is used for programming after being switched to User Boot Mode. The execution of the programming routine must take place while it is stored in the area other than the flash memory since the data in the internal flash memory cannot be read out during delete/ writing mode. Once re-programming is complete, it is recommended to protect relevant flash blocks from accidental corruption during subsequent Single-Chip (Normal mode) operations. All the interruption including a non-maskable are inhibited at User Boot Mode.

(1-A) and (1-B) are the examples of programming with routines in the internal flash memory and in the external memory. For a detailed description of the erase and program sequence, refer to 21.3 On-board Programming of Flash Memory (Rewrite/Erase).


User Boot Mode

(1-A) Storing a Programming Routine in the Flash Memory

### (Step-1)


Determine the conditions (e.g., pin states) required for the flash memory to enter User Boot mode and the I/O bus to be used to transfer new program code. Create hardware and software accordingly. Before installing the TMP19A63 on a printed circuit board, write the following three program routines into an arbitrary flash block using programming equipment.

- (a) Mode judgment routine: Code to determine whether or not to switch to User Boot mode
- (b) Programming routine: Code to download new program code from a host controller and re-program the flash memory
- (c) Copy routine: Code to copy the flash programming routine from the TMP19A63 flash memory to either the TMP19A63 on-chip RAM or external memory device.




#### (Step-2)

After RESET is released, the reset procedure determines whether to put the TMP19A63 flash memory in User Boot mode. If mode switching conditions are met, the flash memory enters User Boot mode. (All interrupts including NMI must be disabled while in User Boot mode.)




#### (Step-3)

Once transition to User Boot mode is occurred, execute the copy routine (c) to copy the flash programming routine (b) to either the TMP19A63 on-chip RAM or an external memory device. (In the following figure, the on-chip RAM is used).




#### (Step-4)

Jump to the flash programming routine in the on-chip RAM. Cancel the protection for overwriting to erase a flash block containing the old application program code.




### (Step-5)

Continue executing the flash programming routine to download new program code from the host controller and program it into the erased flash block. Once programming is complete, turn on the protection of that flash block.



### (Step-6)

Set RESET to "0" to reset the TMP19A63. Upon reset, the on-chip flash memory is put in Normal mode. After RESET is released, the CPU will start executing the new application program code.



(1-B) Transferring a Programming Routine from an External Host


#### (Step-1)

Determine the conditions (e.g., pin states) required for the flash memory to enter User Boot mode and the I/O bus to be used to transfer new program code. Create hardware and software accordingly. Before installing the TMP19A63 on a printed circuit board, write the following two program routines into an arbitrary flash block using programming equipment.

- (a) Mode judgment routine: Code to determine whether or not to switch to User Boot mode
- (b) Transfer routine: Code to download new program code from a host controller


Also, prepare a programming routine shown below on the host controller:

(c) Programming routine: Code to download new program code from an external host controller and re-program the flash memory




#### (Step-2)

After RESET is released, the reset procedure determines whether to put the TMP19A63 flash memory in User Boot mode. If mode switching conditions are met, the flash memory enters User Boot mode. (All interrupts including NMI must be disabled while in User Boot mode).




### (Step-3)

Once User Boot mode is entered, execute the transfer routine (b) to download the flash programming routine (c) from the host controller to either the TMP19A63 on-chip RAM or an external memory device. (In the following figure, the on-chip RAM is used).




### (Step-4)

Jump to the flash programming routine in the on-chip RAM. Cancel the protection for overwriting to erase a flash block containing the old application program code.




### (Step-5)

Continue executing the flash programming routine (c) to download new program code from the host controller and program it into the erased flash block. Once programming is complete, turn on the protection of that flash block.



### (Step-6)

Set RESET to "0" to reset the TMP19A63. Upon reset, the on-chip flash memory is put in Normal mode. After RESET is released, the CPU will start executing the new application program code.



#### 21.3 On-board Programming of Flash Memory (Rewrite/Erase)

In on-board programming, the CPU is to execute software commands for rewriting or erasing the flash memory. The rewrite/erase control program should be prepared by the user beforehand. Because the flash memory content cannot be read while it is being written or erased, it is necessary to run the rewrite/erase program from the internal RAM or from an external memory device after shifting to the user boot mode. In this section, flash memory addresses are represented in virtual addresses unless otherwise noted.

#### 21.3.1 Flash Memory

Except for some functions, writing and erasing flash memory data are in accordance with the standard JEDEC commands. In writing or erasing, use the SW command of the CPU to enter commands to the flash memory. Once the command is entered, the actual write or erase operation is automatically performed internally.

Major functions	Description			
Automatic page program	Writes data automatically.			
Automatic chip erase	Erases the entire area of the flash memory automatically.			
Automatic block erase	Erases a selected block automatically. (128 kB at a time)			
Write protect	The write or erase function can be individually inhibited for each block (of 128 kB).			
	When all blocks are set for protection, the entire protection function is automatically enabled.			
Protect function	By writing a 4-bit protection code, the write or erase function can be individually inhibited for			
	each block.			

Table 21.5 Flash M	lemory Functions
--------------------	------------------

Note that addressing of operation commands is different from the case of standard commands due to the specific interface arrangements with the CRU as detailed operation of the user boot mode and RAM transfer mode is described later. Also note that the flash memory is written in 32-bit blocks. So, 32-bit (word) data transfer commands must be used in writing the flash memory.

(1) Block configuration

				128 words
	Protect area 3	0xBFCF_FFFF	Block 7 128KB	x 256
			Block 6 128KB	128 words
Z/ J	Protect area 2	>	Block 5 128KB	
	$\mathcal{A}($		Block 4 128KB	
$\langle (() \rangle \rangle$	Protect area 1		Block 3 128KB	
	( )		Block 2 128KB	
	Protect area 0		Block 1 128KB	
		0xBFC0_0000	Block 0 128KB	
	$\sim$			-

Fig.21.4 Block Configuration of Flash Memory

#### (2) Basic operation

Generally speaking, this flash memory device has the following two operation modes:

- The mode to read memory data (Read mode)
- The mode to automatically erase or rewrite memory data (Automatic operation)

Transition to the automatic mode is made by executing a command sequence while it is in the memory read mode. In the automatic operation mode, flash memory data cannot be read and any commands stored in the flash memory cannot be executed. In the automatic operation mode, any interrupt or exception generation cannot set the device to the read mode except when a hardware reset is generated. During automatic operation, be sure not to cause any exceptions other than debug exceptions and reset while a DSU probe is connected. Any interrupt or exception generation cannot set the device to the read mode except when a hardware reset is generated.

1) Read

When data is to be read, the flash memory must be set to the read mode. The flash memory will be set to the read mode immediately after power is applied, when CPU reset is removed, or when an automatic operation is normally terminated. In order to return to the read mode from other modes or after an automatic operation has been abnormally terminated, either the Read/reset command (a software command to be described later) or a hardware reset is used. The device must also be in the read mode when any command written on the flash memory is to be executed.

#### · Read/reset command and Read command (software reset)

When an automatic operation is abnormally terminated, the flash memory cannot return to the read mode by itself (When FLCS<RDY/BSY> = 0, data read from the flash memory is undefined.) In this case, the Read/reset command can be used to return the flash memory to the read mode. Also, when a command that has not been completely written has to be canceled, the Read/reset command must be used to return to the read mode. The Read command is used to return to the read mode after executing the SW command to write the data " $0x0000_00F0$ " to an arbitrary address of the flash memory.

 With the Read/reset command, the device is returned to the read mode after completing the third bus write cycle.

#### 2) Command write

This flash memory uses the command control method. Commands are executed by executing a command sequence to the flash memory. The flash memory executes automatic operation commands according to the address and data combinations applied (refer to Command Sequence).

If it is desired to cancel a command write operation already in progress or when any incorrect command sequence has been entered, the Read/reset command is to be executed. Then, the flash memory will terminate the command execution and return to the read mode.

While commands are generally comprised of several bus cycles, the operation to apply the SW command to the flash memory is called "bus write cycle." The bus write cycles are to be in a specific sequential order and the flash memory will perform an automatic operation when the sequence of the bus write cycle data and address of a command write operation is in accordance

with a predefined specific sequence. If any bus write cycle does not follow a predefined command write sequence, the flash memory will terminate the command execution and return to the read mode. The address [31:21] in each bus write cycle should be the virtual address [31:21] of command execution. It will be explained later for the address bits [20:8].

(Note 1) Command sequences are executed from outside the flash memory area.

- (Note 2) The interval between bus write cycles for this device must be <u>15 system clock cycles or</u> <u>longer</u>. The command sequencer in the flash memory device requires a certain time period to recognize a bus write cycle. If more than one bus write cycles are executed within this time period, normal operation cannot be expected. For adjusting the applicable bus write cycle interval using a software timer to be operated at the operating frequency, use the section <u>10</u> "ID-Read" to check for the appropriateness.
- (Note 3) Between the bus write cycles, never use any load command (such as LW, LH, or LB) to the flash memory or perform a DMA transmission by specifying the flash area as the source address. Also, don't execute a Jump command to the flash memory. While a command sequence is being executed, don't generate any interrupt such as maskable interrupts (except debug exceptions when a DSU probe is connected).

If such an operation is made, it can result in an unexpected read access to the flash memory and the command sequencer may not be able to correctly recognize the command. While it could cause an abnormal termination of the command sequence, it is also possible that the written command is incorrectly recognized.

(Note 4) The SYNC command must be executed immediately after the SW command for each bus write cycle.

- (Note 5) For the command sequencer to recognize a command, the device must be in the read mode prior to executing the command. Be sure to check before the first bus write cycle that the FLCS[0] RDY/BSY bit is set to "1." It is recommended to subsequently execute a Read command.
- (Note 6) Upon issuing a command, if any address or data is incorrectly written, be sure to perform a

system reset operation or issue a reset command to return to the read mode again.

3) Reset

#### Hardware reset

The flash memory has a reset input as the memory block and it is connected to the CPU reset signal. Therefore, when the RESET input pin of this device is set to  $V_{IL}$  or when the CPU is reset due to any overflow of the watch dog timer, the flash memory will return to the read mode terminating any automatic operation that may be in progress. The CPU reset is also used in returning to the read mode when an automatic operation is abnormally terminated or when any mode set by a command is to be canceled. It should also be noted that applying a hardware reset during an automatic operation can result in incorrect rewriting of data. In such a case, be sure to perform the rewriting again.

Refer to Section 21.2.1 "Reset Operation" for CPU reset operations. After a given reset input, the CPU will read the reset vector data from the flash memory and starts operation after the reset is removed.

#### 4) Automatic Page Programming

Writing to a flash memory device is to make "1" data cells to "0" data cells. Any "0" data cell cannot be changed to a "1" data cell. For making "0" data cells to "1" data cells, it is necessary to perform an erase operation.

The automatic page programming function of this device writes data in 128 word blocks. A 128 word block is defined by a same [31:9] address and it starts from the address [8:0] = 0 and ends at the address [8:0] = 0x1FF. This programming unit is hereafter referred to as a "page."

Writing to data cells is automatically performed by an internal sequencer and no external control by the CPU is required. The state of automatic page programming (whether it is in writing operation or not) can be checked by the FLCS [0] <RDY/BSY> register.

Also, any new command sequence is not accepted while it is in the automatic page programming mode. If it is desired to interrupt the automatic page programming, use the hardware reset function. If the operation is stopped by a hardware reset operation, it is necessary to once erase the page and then perform the automatic page programming again because writing to the page has not been normally terminated.

The automatic page programming operation is allowed only once for a page already erased. No programming can be performed twice or more times irrespective of the data cell value whether it is "1" or "0." Note that rewriting to a page that has been once written requires execution of the automatic block erase or automatic chip erase command before executing the automatic page programming command again. Note that an attempt to rewrite a page twice or more without erasing the content can cause damages to the device.

No automatic verify operation is performed internally to the device. So, be sure to read the data programmed to confirm that it has been correctly written.

The automatic page programming operation starts when the fourth bus write cycle of the command cycle is completed. On and after the fifth bus write cycle, data will be written sequentially starting from the next address of the address specified in the fourth bus write cycle (in the fourth bus write cycle, the page top address will be command written) (32 bits of data is input at a time). Be sure to use the SW command in writing commands on and after the fourth bus cycle. In this, any SW command shall not be placed across word boundary. On and after the fifth bus write cycle, data is command written to the same page area. Even if it is desired to write the page only partially, it is required to perform the automatic page programming for the entire page. In this case, the address input for the fourth bus write cycle shall be set to the top address of the page. Be sure to perform command write operation with the input data set to "1" for the data cells not to be set to "0." For example, if the top address of a page is not to be written, set the input data of the fourth bus write cycle to 0xFFFFFFFF to command write the data.

Once the fourth bus cycle is executed, it is in the automatic programming operation. This condition can be checked by monitoring the register bit FLCS [0] <RDY/BSY> (See Table 21.16). Any new command sequence is not accepted while it is in automatic page programming mode. If it is desired to stop operation, use the hardware reset function. Be careful in doing so because data cannot be written normally if the operation is interrupted. When a single page has been command written normally terminating the automatic page writing process, the FLCS [0] <RDY/BSY> bit is set to "1" and it returns to the read mode.

When multiple pages are to be written, it is necessary to execute the page programming command for each page because the number of pages to be written by a single execution of the automatic page program command is limited to only one page. It is not allowed for automatic page programming to process input data across pages.

Data cannot be written to a protected block. When automatic programming is finished, it automatically returns to the read mode. This condition can be checked by monitoring FLCS [0] <RDY/BSY> (See Table 21.16). If automatic programming has failed, the flash memory is locked in the mode and will not return to the read mode. For returning to the read mode, it is necessary to use the reset command or hardware reset to reset the flash memory or the device. In this case, while writing to the address has failed, it is recommended not to use the device or not to use the block that includes the failed address.

Note: Software reset becomes ineffective in bus write cycles on and after the fourth bus write cycle of the automatic page programming command.

5) Automatic chip erase

The automatic chip erase operation starts when the sixth bus write cycle of the command cycle is completed.

This condition can be checked by monitoring FLCS [0] <RDY/BSY> (See Table 21.16). While no automatic verify operation is performed internally to the device, be sure to read the data to confirm that data has been correctly erased. Any new command sequence is not accepted while it is in an automatic chip erase operation. If it is desired to stop operation, use the hardware reset function. If the operation is forced to stop, it is necessary to perform the automatic chip erase operation again because the data erasing operation has not been normally terminated.

Also, any protected blocks cannot be erased. If all the blocks are protected, the automatic chip erase operation will not be performed and it returns to the read mode after completing the sixth bus read cycle of the command sequence. When an automatic chip erase operation is normally terminated, it automatically returns to the read mode. If an automatic chip erase operation has failed, the flash memory is locked in the mode and will not return to the read mode.

For returning to the read mode, it is necessary to use the reset command or hardware reset to reset the flash memory or the device. In this case, the failed block cannot be detected. It is recommended not to use the device anymore or to identify the failed block by using the block erase function for not to use the identified block anymore.

6) Automatic block erase (128 kB at a time)

The automatic block erase operation starts when the sixth bus write cycle of the command cycle is completed.

This status of the automatic block erase operation can be checked by monitoring FLCS [0] <RDY/BSY> (See Table 21.16). While no automatic verify operation is performed internally to the device, be sure to read the data to confirm that data has been correctly erased. Any new command sequence is not accepted while it is in an automatic block erase operation. If it is desired to stop operation, use the hardware reset function. In this case, it is necessary to perform the automatic block erase operation again because the data erasing operation has not been normally terminated.

Also, any protected blocks cannot be erased. If an automatic block erase operation has

failed, the flash memory is locked in the mode and will not return to the read mode. In this case, use the reset command or hardware reset to reset the flash memory or the device.

7) Automatic programming of protection bits

This device is implemented with four protection bits. The protection bits can be individually set in the automatic programming. The applicable protection bit is specified in the seventh bus write cycle. By automatically programming the protection bits, write and/or erase functions can be inhibited (for protection) individually for each block. The protection status of each block can be checked by the FLCS <BLPRO 3:0> register to be described later. This status of the automatic programming operation to set protection bits can be checked by monitoring FLCS <RDY/BSY> (See Table 21.16). Any new command sequence is not accepted while automatic programming operation, use the hardware reset function. In this case, it is necessary to perform the programming operation again because the protection bits may not have been correctly programmed. If all the protection bits have been programmed, the flash memory cannot be read from any area outside the flash memory such as the internal RAM. In this condition, the FLCS <BLPRO 3:0> bits are set to "0 x F" indicating that it is in the protected state (See Table 21.16). After this, no command writing can be performed.

Note: Software reset is ineffective in the seventh bus write cycle of the automatic protection bit programming command. The FLCS <RDY/BSY> bit turns to "0" after entering the seventh bus write cycle.

8) Automatic erasing of protection bits

Different results will be obtained when the automatic protection bit erase command is executed depending on the status of the protection bits. It depends on the status of FLCS <BLPRO 3:0> before the command execution whether it is set to "0 x F" or to any other values. Be sure to check the value of FLCS <BLPRO 3:0> before executing the automatic protection bit erase command.

• When FLCS <BLPRO 3:0> is set to "0 x F" (all the protection bits are programmed): When the automatic protection bit erase command is command written, the flash memory is automatically initialized within the device. When the seventh bus write cycle is completed, the entire area of the flash memory data cells is erased and then the protection bits are erased. This operation can be checked by monitoring FLCS <RDY/BSY>. If the automatic operation to erase protection bits is normally terminated, FLCS will be set to "0x01." While no automatic verify operation is performed internally to the device, be sure to read the data to confirm that it has been correctly erased. For returning to the read mode while the automatic operation after the seventh bus cycle is in progress, it is necessary to use the hardware reset to reset the flash memory or the device. If this is done, it is necessary to check the status of protection bits by FLCS <BLPRO 3:0> after retuning to the read mode and perform either the automatic protection bit erase, automatic chip erase, or automatic block erase operation, as appropriate.

# • When FLCS <BLPRO 3:0> is other than "0 x F" (not all the protection bits are programmed):

The protection condition can be canceled by the automatic protection bit erase operation. With this device, protection bits can be erased handling two bits at a time. The target bits are specified in the seventh bus write cycle and when the command is completed, the device is

in a condition the two bits are erased. The protection status of each block can be checked by FLCS <BLPRO 3:0> to be described later. This status of the programming operation for automatic protection bits can be checked by monitoring FLCS <RDY/BSY>. When the automatic operation to erase protection bits is normally terminated, the two protection bits of FLCS <BLPRO 3:0> selected for erasure are set to "0."

In any case, any new command sequence is not accepted while it is in an automatic operation to erase protection bits. If it is desired to stop the operation, use the hardware reset function. When the automatic operation to erase protection bits is normally terminated, it returns to the read mode.

The FLCS <RDY/BSY> bit is "0" while in automatic operation and it turns to "1" when the automatic operation is terminated.

 Flash control/ status register
 This resister is used to monitor the status of the flash memory and to indicate the block protection status.

		7	6	5	4	3	2	1	0
FLCS	Bit Symbol	BLPRO3	BLPRO2	BLPRO1	BLPRO0		$\neg ( )$		RDY/BSY
(0xFFFF_E520)	Read/Write		F	2		R	R	R	R
	After reset	0	0	0	0	0 /		0	1
	Function	Protection a	rea setting (fo	or each 256 k	B)	Always	Always	Always	Ready/Busy
		0000:No blo	cks are prote	cted		reads "0."	reads "0."	reads "0."	0: in
		xxx1:Block (	) is protected						operation
			is protected				$\mathcal{Y}$		1: Operation
			2 is protected			$( \land )$		$\bigcirc$	is
		1xxx:Block 3	3 is protected		2	$\langle \rangle$		$\langle / \rangle$	terminated.
		15	14	13	12	11	10	9	8
	Bit Symbol						$\sim$		
	Read/Write								
	After reset	0	0	0	0	0	0	900/	0
	Function			(	< $>$		$\mathcal{C}$	$\rangle$	
		23	22	21	20	19	(18)	17	16
	Bit Symbol				$\bigtriangledown$				
	Read/Write			$\square(\square)$	F	<del>کار (</del> ( ( /			
	After reset	0	0		0	0	0	0	0
	Function			$\langle \langle \rangle$					
		31	30	29	28	27	26	25	24
	Bit Symbol		t	$\downarrow$		$\swarrow$			
	Read/Write			9	F	$\sim$			
	After reset	0	$(0 \land$	0	0	0	0	0	0
	Function				$\square$				

Table 21.6 Flash Control Register

Bit 0: Ready/Busy flag bit

The RDY/BSY output is provided as a means to monitor the status of automatic operation. This bit is a function bit for the CPU to monitor the function. When the flash memory is in automatic operation, it outputs "0" to indicate that it is busy. When the automatic operation is terminated, it returns to the ready state and outputs "1" to accept the next command. If the automatic operation has failed, this bit maintains the "0" output. By applying a hardware reset, it returns to "1."

(Note) Please issue it after confirming the command issue is always a ready state. A normal command not only is sent when the command is issued to a busy inside but also there is a possibility that the command after that cannot be input. In that case, please return by system reset or the reset command.

Bits [7:4]: Protection status bits (can be set to any combination of blocks)

Each of the protection bits (4 bits) represents the protection status of the corresponding block. When a bit is set to "1," it indicates that the block corresponding to the bit is protected. When the block is protected, data cannot be written to it.

#### 10) ID-Read

Using the ID-Read command, you can obtain the type and other information on the flash memory contained in the device. The data to be loaded will be different depending on the address [15:14] of the fourth and subsequent bus write cycles (any input data other than 0xF can be used). On and after the fourth bus write cycle, when an LW command (to read an arbitrary flash memory area) is executed after an SW command, the ID value will be loaded (execute a SYNC command immediately after the LW command). Once the fourth bus write cycle of an ID-Read command has passed, the device will not automatically return to the read mode. In this condition, the set of the fourth bus write cycle and LW/SYNC commands can be repetitively executed. For returning to the read mode, reset the system or use the Read or Read/reset command.

(Important) The "interval between bus write cycles" between successive command sequences must be 15 system clock cycles or longer irrespective of the operating frequency used. This device doesn't have any function to automatically adjust the interval between bus write cycles regarding execution of multiple SW commands to the flash memory. Therefore, if an inadequate interval is used between two sets of bus write cycles, the flash memory cannot be written as expected. Prior to setting the device to work in the onboard programming mode, adjust the bus write cycle interval using a software timer, etc., to verify that the ID-Read command can be successfully executed at the operating frequency of the application program. In the onboard programming mode, use the bus write cycle interval at which the ID-Read command can be operated normally to execute command sequences to rewrite the flash memory.

Table 21.7 Hash Wentery Access from the Internal of O							
	First bus	Second bus	Third bus	Fourth bus	Fifth bus	Sixth bus	Seventh bus
Command	cycle	cycle	cycle	cycle	cycle	cycle	cycle
sequence	Addr.	Addr.	Addr.	Addr.	Addr. 🚫	Addr.	Addr.
-	Data	Data	Data	Data	Data	Data	Data
Read	0xXX			R	Α ((	$\sum$	
	0xF0			R	D		
Read/reset	0x55XX	0xAAXX	0x55XX		R	A	
	0xAA	0x55	0xF0		<t< td=""><td>D</td><td></td></t<>	D	
ID-Read	0x55XX	0xAAXX	0x55XX	IA	0xXX		-
	0xAA	0x55	0x90	0x00	TD		-
Automatic page	0x55XX	0xAAXX	0x55XX	PA	( PA) Y	PA	PA
programming (note)	0xAA	0x55	0xA0	PD0	PD	PD2	PD3
Automatic chip	0x55XX	0xAAXX	0x55XX	0x55XX	0xAAXX	0x55XX	- \
erase	0xAA	0x55	0x80	0xAA	0x55	0x10	-
Auto	0x55XX	0xAAXX	0x55XX	0x55XX	0xAAXX	BA	-
Block erase (note)	0xAA	0x55	0x80	0xAA	0x55	0x30	-
Protection bit	0x55XX	0xAAXX	0x55XX	0x55XX	0xAAXX	0x55XX	PBA
programming	0xAA	0x55	0x9A	OxAA	0x55	0x9A	0x9A
Protection bit	0x55XX	0xAAXX	0x55XX 📈	0x55XX	0xAAXX	0x55XX	PBA
erase	0xAA	0x55	0x6A	0xAA	0x55	0x6A	0x6A

#### (3) List of Command Sequences

#### Table 21.7 Flash Memory Access from the Internal CPU

(4) Supplementary explanation

- RA: Read address
- RD: Read data
- IA: ID address
- ID: ID data
- PA: Program page address
   PD: Program data (32-bit data)
   After the fourth bus cycle, enter data in the order of the address for a page.
- BA: Block address
- PBA: Protection bit address

# (Note 1) Always set "0" to the address bits [1:0] in the entire bus cycle. (Setting values to bits [7:2] are undefined.) (Note 2) Bus cycles are "bus write cycles" except for the second bus cycle of the Read command, the fourth bus cycle of the Read/reset command, and the fifth bus cycle of the ID-Read command. Bus write cycles are executed by SW commands. Use "Data" in the table for the store data of SW commands. The address [31:16] in each bus write cycle should be the target flash memory address [31:16] of the command sequence. Use "Addr." in the table for the address [15:0]. (Note 3) In executing the bus write cycles, the interval between each bus write cycle shall be 15 system clocks or more. (Note 4) The "Sync command" must be executed immediately after completing each bus write cycle. (Note 5) Execute the "Sync command" immediately following the "LW command" after the fourth bus write cycle of the ID-Read command.

#### (5) Address bit configuration for bus write cycles

	, , , , , , , , , , , , , , , , , , ,										
Address	Addr [31:21]	Addr [20]	Addr [19]	Addr [18:17]	Addr [16]	Addr [15]	Addr [14]	Addr [13]	Addr [12:9]	Addr [8]	Addr [7:0]
				Norma	al bus v	write cycle ad	dress co	onfigura	ition (	$\sum$	
Normal comman ds	Flash area	"C	)" is reco	ommendec	1		Com	mand		9	Addr [1:0]=0 (fixed), Others: 0 (recommended)

Table 21.8 Address Bit Configuration for Bus Write Cycles

		BA: Block ad	dress (Set	the six	th bus write cycle addre	ess for block erase operation)
Block erase	Flash area	"0" is recommended	Block selecti on		Addr [1:0]=0 (fix	ed), Others: 0 (recommended)
Auto	PA: F	Program page ad	dress (Set	the fo	urth bus write cycle add	ress for page programming operation)
page progra mming	Flash area	"0" is recommended	Block selecti on		Page selectio	n Addr [1:0]=0 (fixed), Others: 0 (recommended)
ID-REA		IA: ID add	lress (Set t	he fou	rth bus write cycle addre	ess for ID-Read operation)
D	Flash area	"0" is reco	mmended		ID address	Addr [1:0]=0 (fixed), Others: 0 (recommended)
	PBA:	Protection bit ac	ldress (Set	the se	eventh bus write cycle a	ddress for protection bit programming)
Protecti on bit progra mming	Flash area	"0" is reco	ommended		Protection bit write "00": Block 0 "01": Block 1 "10": Block 2 "11": Block 3	Addr [1:0]=0 (fixed), Others: 0 (recommended)
	PBA: Protection bit address (Set the seventh bus write cycle address for protection bit erasure)					
Protecti on bit erase	Flash area	"0" is reco	ommended	$\sim$	Erase protection for 0:Block 0,1 1:Block 2,3	dr [1:0]=0 (fixed), Others: 0 (recommended)

(Note)	Table 21.17 "Flash Memory Access from the Internal CPU" can also be used.
(Note)	Address setting can be performed according to the "Normal bus write cycle address configuration" from the first bus cycle.
(Note)	"0" is recommended" can be changed as necessary.

	Addres	s Range	
BA	Flash Memory Address	When applied to the projected area	Size
Block 0	0xBFC0_0000~0xBFC1_FFFF	0x0000_0000~0x0001_FFFF	128 KB
Block 1	0xBFC2_0000~0xBFC3_FFFF	0x0002_0000~0x0003_FFFF	128 KB
Block 2	0xBFC4_0000~0xBFC5_FFFF	0x0004_0000~0x0005_FFFF	128 KB
Block 3	0xBFC6_0000~0xBFC7_FFFF	0x0006_0000~0x0007_FFFF	128 KB
Block 4	0xBFC8_0000~0xBFC9_FFFF	0x0008_0000~0x0009_FFFF	128 KB
Block 5	0xBFCA_0000~0xBFCB_FFFF	0x000A_0000~0x000B_FFFF	128 KB
Block 6	0xBFCC_0000~0xBFCD_FFFF	0x000C_0000~0x000D_FFFF	128 KB
Block 7	0xBFCE_0000~0xBFCF_FFFF	0x000E_0000~0x000F_FFFF	128 KB

#### Table 21.9 Block Erase Address Table

Example: When BA0 is to be selected, any single address in the range 0xBFC0_0000 to 0xBFC1_FFFF may be entered.

As for the addresses from the first to the sixth bus cycles, specify the upper 4 bit with the corresponding flash memory addresses of the blocks to be erased.

		Nining / Iddi coo Table				
OPBA	The seventh bus write cycle address [15:14]					
OFBA	Address [15]	Address [14]				
Block 0	0 20	0				
Block 1	0					
Block 2		)) 0				
Block 3						

#### Table 21.10 Protection Bit Programming Address Table


OPBA	The seventh bus write	cycle address [15:14]
OFBA	Address [15]	Address [14]
Block 0		Х
Block 1	0	Х
Block 2		Х
Block 3		Х


The protection bit erase command will erase bits 0 and 1 together. The bits 2 and 3 are also erased together.

Table 21.12 The ID-Read command's fourth bus write cycle ID address (IA) and the data to be read by the following LW command (ID)

/~	IA[15:14]	ID [7: 0 ]	Code
	00b	0x98	Manufacturer code
	01b	0x5A	Device code
	10b	Reserved	
	11b	0x08	Macro code

(6) Flowchart





# 23. Electrical Characteristics

# 23.1 Absolute Maximum Ratings

The letter x in equations represents the cycle period of the fsys clock selected through the programming of the SYSCR1 <SYSCK> bit. The x value may vary if clock gear or low-speed oscillator is used. All relevant values in this chapter are calculated with the high-speed (fc) system clock (SYSCR1.<SYSCK> = 0) and a clock gear factor of 1/1 (SYSCR1.GEAR[1:0] = 00).

			$( \bigcirc )$	
Pa	arameter	Symbol	Rating	Unit
Supply voltag	e	Vcc15(Core)	- 0.3~3.0	
		Vcc3(I/O)	- 0.3~3.9	N/
		AVCC(A/D)	-0.3~3.9	V
		FVCC3	- 0.3~3.9	$\langle \langle \rangle$
Input voltage		V _{IN}	- 0.3-V _{cc} +0.3	N
Low-level	Per pin	I _{OL}	5 0	20
output current	Total	Σl _{OL}	50	mA
High-level	Per pin	I _{он}	-5	
output current	Total	ΣΙ _{ΟΗ}	50	
Power consu	mption (Ta = 85°C)	PD	6007	mW
Soldering terr	nperature (10s)	TSOLDER	260	°C
Storage temperature		T _{STG}	-40~125	°C
Operating Temperature	Except during Flash W/E	TOPR	-20~85	°C
remperature	During Flash W/E		0~70	
Write/erase c	ycles	New	100	cycle


$$\label{eq:VCC15} \begin{split} &V_{CC15} = DVCC15 = CVCC15 = FVCC15, \ V_{CC}3 = DVCC3n \ (n=0{\sim}4), \\ &AVCC = AVCC3m \ (m=1{\sim}2), \ V_{SS} = DVSS^* = AVSS^* = CVSS \end{split}$$

Note: Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions. The equipment manufacturer should design so that no Absolute maximum rating value is exceeded with respect to current, voltage, power consumption, temperature, etc. Exposure to conditions beyond those listed above may cause permanent damage to the device or affect device reliability, which could increase potential risks of personal injury due to IC blowup and/or burning.

# 23.2 DC Electrical Characteristics (1/4)

Ta=-20~85°C (n=0~4, m=1, 2)

	Parameter	Symbol	Rating	Min.	Typ. (Note	Max.	Unit	
	voltage 15=DVCC15	DVCC15	fosc = 8~13.5MHz fsys = 4MHz~54MH PLLON、		$\bigcirc$	1.65	V	
CVSS	=DVSS=0V	DVCC3n (n=0~4)	fsys = 4~54MHz	1.65	Ŋ	3.3		
	P7~PA	V _{IL1}	2.7V≤AVCC32≤AVCC31≤3.3V			0.3AVCC31 0.3AVCC32		
Lov	Normal port	V _{IL2}	1.65V≤DVCC3n≤3.3V (n=0~4)	$\sim$		0.3DVCC3n		
Low-level input voltage			1.65V≤DVCC3n≤3.3V(n=0-4)	-0.3	0	0.2DVCC3n	V	
age	Schmitt-Triggered port	V _{IL3}	1.35V≤DVCC15≤1.65V			0.1DVCC15		
	X1	V _{IL5}	1.35V≤CVCC15≤1.65V	.35V≤CVCC15≤1.65V				



# 23.3 DC Electrical Characteristics (2/4)

		Symbol	Rating	Min.	Тур.	Max.	Unit
	Parameter				(Note		
				(			
	P7~PA	V _{IH1}	2.7V≤AVCC32≤AVCC31≤3.3V	0.7AVCC31 0.7AVCC32	$\sum$	AVCC31+0.3 AVCC32+0.3	
High-level	Normal port	V _{IH2}	1.65V≤DVCC3n≤3.3V(n=0~4)	0.7DVCC3n			
High-level input voltage	Schmitt-Triggered port	V _{IH3}	1.65V≤DVCC3n≤3.3V(n=0~4)	0.8DVCC3n	<pre>K</pre>	DVCC3n+0.2	V
			1.35V≤DVCC15≤1.65V	0.9DVCC15	L T	DVCC15+0.2	
	X1	V _{IH4}	1.35V≤CVCC15≤1.65V	0.9CVCC15		CVCC15+0.2	
Low-lev	vel output voltage	V _{OL}	I _{OL} =2mA DVCC3n≥2.7V I _{OL} =500μA DVCC3n<2.7V		$\mathcal{D}$	0.4 0.4	
High-lev	vel output voltage	V _{OH}	I _{OH} =-2mA DVCC3n≥2.7V I _{OH} =-500μA DVCC3n<2.7V	2.4 0.8DVCC3n	-		V

Ta=-20~85°C (n=0~4, m=1, 2)

(Note 1) Ta=25°C, DVCC15=1.5V, DVCC3n=3.0V, AVCC3m=3.3V, unless otherwise noted.

# **23.4** DC Electrical Characteristics (3/4)

	Symbol	Rating	Min.	Тур.	Max.	Unit
Parameter				(Note 1)		
Input leakage current	ILI	$\begin{array}{l} 0.0 \leq V_{IN} \leq DVCC15 \\ 0.0 \leq V_{IN} \leq DVCC3n(n=0{\text -}4) \\ 0.0 \leq V_{IN} \leq AVCC31 \\ 0.0 \leq V_{IN} \leq AVCC32 \end{array}$		0.02	±5	
Output leakage current	ILO	$\begin{array}{c} 0.2 \leq V_{IN} \leq DVCC15-0.2 \\ 0.2 \leq V_{IN} \leq DVCC3n-0.2(n=0{-}4) \\ 0.2 \leq V_{IN} \leq AVCC31-0.2 \\ 0.2 \leq V_{IN} \leq AVCC32-0.2 \end{array}$	)}	0.05	±10	- μΑ
	V _{STOP} (DVCC15)		1.35		1.65	-
Power down voltage (@STOP)	V _{STOP2} (AVCC3)	V _{IL1} =0.3AVCC31,32 V _{IH1} =0.7AVCC31,32	2.7		3.3	v
	V _{STOP3} (DVCC3)	$V_{  L2}=0.3DVCC3n, V_{  L3}=0.1DVCC3n$ $V_{  H2}=0.7DVCC3n, V_{  H3}=0.9DVCC3n$ (n=0~4)	1.65	/	3.3	
Pull-up resister at Reset	RRST	DVCC15=1,5V ± 0.15V	20	50	150	kΩ
Schmitt-Triggered port	VTH	1.65V≤DVCC3n≤3.3V(n=0~4) 1.35V≤DVCC15≤1.65V	0.3	0.6		v
Programmable pull-up/ pull-down resistor	RKH	DVCC3n=1.65V~3.3V(n=0~4) DVCC15=1.35V~1.65V	20	50	150	kΩ
Pin capacitance (Except power supply pins)	CIO	Fc=1MHz			10	pF

(Note 1) Ta=25°C, DVCC15=1.5V, DVCC3=3.0V, AVCC3m=3.3V, unless otherwise noted.



# **23.5 DC Electrical Characteristics** (4/4)

 $\label{eq:starses} \begin{array}{l} \mathsf{DVCC15}{=}\mathsf{CVCC}{=}\mathsf{FVCC15}{=}1.5\mathsf{V}{\pm}0.15\mathsf{V},\\ \mathsf{FVCC3}{=}\mathsf{DVCC3n}{=}3.0\mathsf{V}{\pm}0.3\mathsf{V}, \ \mathsf{AVCC3m}{=}3.0\mathsf{V}{\pm}0.3\mathsf{V}, \end{array}$ 

Ta=-20~85°C (n=0~4, m=1, 2)

			( (			
Parameter	Symbol	Rating	Min.	Тур.	Max.	Unit
Farameter			$\overline{\Omega}$	(Note 1)		
NORMAL(Note 2) Gear 1/1		F _{sys} =54 MHz	$\mathbb{V}$	55	70	
IDLE(Doze)		( _{fosc} =13.5 MHz, PLLON)		18	28	mA
IDLE(Halt)	ICC		$\langle \rangle \rangle$	14	23	
	00	DVCC15=FVCC15=CVCC15=1.35~1.65V	$\mathcal{D}$	$\frown$		
STOP		DVCC3n=1.65~3.3V	>	50	2000	μA
		AVCC3m=2.7~3.3V				μα
		FVCC3=2.7~3.3V		24	>	

(Note 1) Ta=25°C, DVCC15=1.5V, DVCC15x=1.5V, DVCC3n=3.0V, AVCC3m=3.3V, unless otherwise noted.

(Note 2) I_{CC} NORMAL

Measured with the CPU dhrystone operating and all the embedded peripheral I/O operating by the 4 system clock of external bus 16-bit width.

(Note 3) The currents flow through DVCC15, DVCC3n, CVCC15 and AVCC3m are included.

# 23.6 10-bit ADC Electrical Characteristics

DVCC15=CVCC15=1.35V~1.65V, CVCC3= DVCC3=AVCC3=VREFH=2.7V~3.3V, AVCC=2.3V~2.7V, AVSS=DVSS, Ta=-20~85°C AVCC3 load capacitance  $\geq$ 3.3µF, VREFH load capacitance  $\geq$ 3.3µF

Para	meter	Symbol	Rating	Min	Тур	Max	Unit
Analog referend	ce voltage (+)	VREFH		2.7	3.3	3.3	V
Analog referend	ce voltage (-)	VREFL		AVSS	Avss	AVSS	V
Analog input vo	ltage	VAIN		VREFL		VREFH	V
Analog supply	A/D conversion	IREF	DVSS = AVSS = VREFL		4.5	5.5	mA
current	Non-A/D conversion		DVSS = AVSS = VREFL		±0.02	±5	μA
Supply current	A/D conversion	-	Non-IREF	$() \sim ($	$\rightarrow 0/$	3	mA
INL error			AIN resistance ≤1kΩ		<u>+2</u>	±3	
DNL error			AIN load capacitance≥0.1µF Conversion time≥2.0µs	((	TT T	±2	
Offset error		-	@27MHz(ADCLK)		<u>+2</u>	±4	
Full-scale error					) ±2	±4	
INL error			AIN resistance ≤10kΩ		±2	±3	
DNL error		(	AIN load capacitance≥0.01µF Conversion time≥2.0µs		±1	±2	
Offset error		- (	@27MHz(ADCLK)		±2	±4	LSB
Full-scale error		C		~	±2	±4	
INL error			AlN resistance ≤600Ω	~	±2	±3	
DNL error		(7/5)	AIN load capacitance ≤30pF		±1	±2	
Offset error		Conversion time ≥1.15µs		±2	±4		
Full-scale error			@40MHz(ADCLK)		±2	±4	1

(Note 1) 1LSB=(VREFH-VREFL)/ 1024[V]

# 23.7 AC Electrical Characteristics

#### [1] Separate bus mode

(1)DVCC15=CVCC15=1.35V~1.65V, DVCC3n=2.3V~3.3V

SYSCR3<ALESEL>="0", 2 programmed wait state

No.	Parameter	Symbol	Equ	ation	54 MH	z (fsys)	Unit
			Min	Max	Min	Max	
1	System clock period (x)	tSYS	х		18.5		ns
2	A0-23 valid to $\overline{RD} / \overline{WR} / \overline{HWR}$ asserted	t _{AC}	(1+ALE)x-20		17		ns
3	A0 – 23 hold after $\overline{RD} / \overline{WR}$ or HWR negated	t _{CAR}	x -14		4.5		ns
4	A0 – 23valid to D0 – 15data in	t _{AD}	(	x(2+W+ALE)- 42	Ê	50.5	ns
5	$\overline{\text{RD}}$ asserted to D0 – 15 data in	t _{RD}	(	x(1+W)-28		27.5	ns
6	RD pulse width low	t _{RR}	x(1+W)-10		45.5	S	ns
7	D0 – 15 hold after $\overline{RD}$ negated	t _{HR}	0		0	7	ns
8	$\overline{\text{RD}}$ negated to A0 – 23 output	t _{RAE}	x-15		3.5)		ns
9	$\overline{WR}$ /HWR pulse width low	tww	x(1+W)-10	$\overline{\alpha}$	45.5		ns
10	$\overline{\text{WR}}$ or $\overline{\text{HWR}}$ asserted to D0-15 valid	t _{DO}		12.3	$\mathcal{D}$	12.3	ns
11	D0-15 valid to WR /HWR negated	tDW	x(1+W)-18		37.5		ns
12	D0 – 15 hold after $\overline{WR}$ /HWR rising	twp	x–15		3.5		ns
13	A0 - 23 valid to WAIT input	taw		x+(ALE)x+ (w-1)x-30		25.5	ns
14	WAIT hold after RD / WR / HWR	tcw	x(TW-3)-1	x(TW-1)-30	17.5	25.5	ns

(Note) No. 1 to 14:

Internal 2 wait insertion, ALE "1" Clock, @54MHz

TW = W + 2N,

ALE=ALE output width

No. 21

(2W+2N)

W: Number of Auto wait insertion, 2N: Number of external wait insertion

TW = 2 + 2*1 = 4

AC measurement conditions:

Output levels: High = 0.8DVCC33 V/Low 0.2DVCC33 V, CL = 30 pF

Input levels:High = 0.7DVCC33 V/Low 0.3DVCC33 V

(2) DVCC15=CVCC15=1.35V~1.65V, DVCC3n=1.65V~1.95V, DVCC15  $\leq$  DVCC3n+0.2V

No.	Parameter	Symb	Equ	ation	54 MHz	z (fsys)	Unit
INU.	Faldinetei	ol	Min	Max	Min	Max	
1	System clock period (x)	tsys	х		18.5		ns
2	A0-23 valid to RD / WR /HWR asserted	t _{AC}	(1+ALE)x-20		17		ns
3	A0 – 23 hold after $\overline{RD} / \overline{WR}$ or $\overline{HWR}$ negated	^t CAR	x-7	$\langle \langle \rangle \rangle$	11.5		ns
4	A0 – 23 valid to D0 – 15 data in	t _{AD}		x(2+W+ALE)-4 2		50.5	ns
5	$\overline{\text{RD}}$ asserted to D0 – 15 data in	t _{RD}		x(1+W)-28		27.5	ns
6	RD pulse width low	t _{RR}	x(1+W)-10		45.5		ns
7	D0 – 15 hold after $\overline{RD}$ negated	t _{HR}	0		01	$\searrow$	ns
8	$\overline{\text{RD}}$ negated to next A0 – 23 output	t _{RAE}	x-15		3.5	$\geq$	ns
9	WR /HWR pulse width low	tww	x(1+W)-10	()	45.5		ns
10	WR or HWR asserted to D0-15 valid	t _{DO}		12.3		//12.3	ns
11	D0-15 valid to WR /HWR negated	t _{DW}	x(1+W)-18	$\overline{\mathcal{C}}$	37.5		ns
12	D0 – 15 hold after WR /HWR negated	t _{WD}	x–15		3.5		ns
13	A0 – 23 valid to $\overline{WAIT}$ input	t _{AW}		x+(ALE)x+(w-1) x-30	)	25.5	ns
14	WAIT hold after RD / WR / HWR	tcw (	x(TW-3)-7	x(TW-1)-40	13.5	15.5	ns

SYSCR3<ALESEL> = "0", 2 programmed wait state

(Note)

No. 1 to 14:

Internal 2 wait insertion, ALE "1" Clock, @54MHz TW = W + 2N,

ALE=ALE output width

No. 21


(2W+2N)

W: Number of Auto wait insertion, 2N: Number of external wait insertion


 $TW = 2 + 2^*1 = 4$ 

AC measurement conditions:

Output levels: High = 0.8DVCC33 V/Low 0.2DVCC33 V, CL = 30 pF Input levels: High = 0.7DVCC33 V/Low 0.3DVCC33 V




(1) Read cycle timing (SYSCR3<ALESEL>="0", 1 programmed wait state)





(2) Read timing (SYSCR3<ALESEL>="1", 1 programmed wait state)

(3) Read timing (SYSCR3<ALESEL>="1", 2 wait (1+N externally generated wait states with N=1)









(5) Write timing (SYSCR3<ALESEL>="1", 0 wait state)

#### [2] Multiplex bus mode

(1) DVCC15=CVCC15=1.35V~1.65V, DVCC3n=2.3V~3.3V

-	1) ALE=1 Clock cycle, 2 programi	nea wait			1		
No.	Parameter	Symbol	Equ	ation	54 M (fs)		Unit
			Min	Max	Min	Max	
1	System clock period (x)	t _{SYS}	Х	$\langle \langle \vee \rangle \rangle$	18.5		ns
2	A0-15 valid to ALE low	t _{AL}	(ALE)x-12		6.5		ns
3	A0-15 hold after ALE low	t _{LA}	x-8	(())	10.5		ns
4	ALE pulse width high	t _{LL}	(ALE)x-6		12.5		ns
5	ALE low to $\overline{RD}$ / $\overline{WR}$ or $\overline{HWR}$ asserted	t _{LC}	x-8		10.5		ns
6	$\overline{\text{RD}}$ / $\overline{\text{WR}}$ or $\overline{\text{HWR}}$ negated to ALE high	t _{CL}	x-15		3.5	$ \land \land$	ns
7	A0-15 valid to $\overline{\text{RD}}$ / $\overline{\text{WR}}$ or $\overline{\text{HWR}}$ asserted	t _{ACL}	2x-20		17.0	/	ns
8	A16-23 valid to $\overline{RD}$ / $\overline{WR}$ or $\overline{HWR}$ asserted	t _{ACH}	2x-20	$(\bigcirc)$	17.0		ns
9	A16-23 hold after $\overline{RD} / \overline{WR}$ or $\overline{HWR}$ negated	t _{CAR}	x-14	(75)	4.5		ns
10	A0-15 valid to D0-15 data in	t _{ADL}		x(2+W+ALE)-42		50.5	ns
11	A16-23 valid to D0-15 data in	t _{ADH}		x(2+W+ALE)-42		50.5	ns
12	$\overline{\text{RD}}$ asserted to D0-15 data in	t _{RD}	×	x(1+W)-28		27.5	ns
13	RD pulse width low	t _{RR}	x(1+W)-10		45.5		ns
14	D0-15 hold after RD negated	t _{HR}	0 🚫	~	0		ns
15	RD negated to next A0-15 output	t _{RAE}	x-15		3.5		ns
16	WR / HWR pulse width low	tww	x(1+W)-10		45.5		ns
17	D0-15 valid to WR or HWR negated	t _{DW}	x(1+W)-18		37.5		ns
18	D0-15 hold after WR or HWR negated	t _{WD}	x-15		3.5		ns
19	A16-23 valid to WAIT input	t _{AWH}		x+(ALE)x+(W-1)x -30		25.5	ns
20	A0-15 valid to WAIT input	t _{AWL}		x+(ALE)x+(W-1)x -30		25.5	ns
21	WAIT hold after RD / WR or HWR	t _{cw}	x(TW-3)-1	x(TW-1)-30	17.5	25.5	ns

1)		clock	cvcla	2	programmed wait state
1)	ALC=1	CIUCK	cycle,	2	programmed wait state

(Note)

No. 1 to 21:

Internal 2 wait insertion, ALE "1" Clock, @54MHz

 $\mathsf{TW} = \mathsf{W} + 2\mathsf{N},$ 

W: Number of Auto wait insertion, 2N: Number of external wait insertion ALE=ALE output width

 $TW = 2 + 2^*1 = 4$ 

AC measurement conditions:

Output levels: High = 0.8DVCC33 V/Low 0.2DVCC33 V, CL = 30 pF

Input levels: High = 0.7DVCC33 V/Low 0.3DVCC33 V

#### (2) DVCC15=CVCC15=1.35V~1.65V, DVCC15 ≤DVCC3n+0.2V

No.	Parameter	Symbol	Equa	ation	54 MHz	z (fsys)	Unit
INO.	Falameter	Symbol	Min	Max	Min	Max	
1	System clock period (x)	t _{sys}	х		18.5		ns
2	A0-15 valid to ALE low	t _{AL}	(ALE)x-12		6.5		ns
3	A0-15 hold after ALE low	t _{LA}	x-8	$\sim$ ((// $\land$ )	10.5		ns
4	ALE pulse width high	t _{LL}	(ALE)x-6		12.5		ns
5	ALE low to RD / WR or HWR asserted	t _{LC}	x-8		10.5		ns
6	$\overline{\text{RD}}$ / $\overline{\text{WR}}$ or $\overline{\text{HWR}}$ negated to ALE high	t _{CL}	x-15		3.5		ns
7	A0-15 valid to $\overline{\text{RD}}$ / $\overline{\text{WR}}$ or $\overline{\text{HWR}}$ asserted	t _{ACL}	2x-20		17.0		ns
8	A16-23 valid to $\overline{RD} / \overline{WR}$ or $\overline{HWR}$ asserted	t _{ACH}	2x-20		17.0		ns
9	A16-23 hold after $\overline{RD} / \overline{WR}$ or $\overline{HWR}$ negated	t _{CAR}	X-7		11.5		ns
10	A0-15 valid to D0-15 data in	t _{ADL}		x(2+W+ALE)-42		50.5	ns
11	A16-23 valid to D0-15 data in	t _{ADH}	$\sim$	x(2+W+ALE)-42		50.5	ns
12	RD asserted to D0-15 data in	t _{RD}		x(1+W)-28		27.5	ns
13	RD pulse width low	t _{RR}	x(1+W)-10		45.5		ns
14	D0-15 hold after RD negated	(t _{HR}	> 0 //		0		ns
15	RD negated to next A0-15 output	t _{RAE}	x-15	$\sim$	3.5		ns
16	WR / HWR pulse width low	tww	x(1+W)-10	$\sim$	45.5		ns
17	D0-15 valid to WR / HWR negated	t _{DW}	x(1+W)-18		37.5		ns
18	D0-15 hold after WR / HWR negated	two	x-15		3.5		ns
19	A16-23 valid to WAIT input	t _{AWH}		x+(ALE)x+(W-1)x -30		25.5	ns
20	A0-15 valid to WAIT input	tawk		x+(ALE)x+(W-1)x -30		25.5	ns
21	WAIT hold after RD/WR or HWR	-t _{cw}	x(TW-3) - 7	x(TW-1) – 40	13.5	15.5	ns

#### ALE=1 clock cycle, 2 programmed wait state

(Note)

No. 1 to 21:

Internal 2 wait insertion, ALE "1" Clock, @54MHz

 $\mathsf{TW} = \mathsf{W} + 2\mathsf{N},$ 

W: Number of Auto wait insertion, 2N: Number of external wait insertion ALE=ALE output width


No. 21

(2W+2N)


 $TW = 2 + 2^*1 = 4$ 

AC measurement conditions:


Output levels: High = 0.8DVCC33 V/Low 0.2DVCC33 V, CL = 30 pF Input levels: High = 0.7DVCC33 V/Low 0.3DVCC33 V




(1) Read timing (ALE=1 clock cycle, 1programmed wait state)




(2) Read timing (ALE=1 clock cycle, 2 programmed wait state)




(3) Read timing (ALE = 1 clock cycle, 4 externally generated wait states (2+2N) with N=1




(4) Read timing (ALE = 2 clock cycle, 1programmed wait state)




(5) Read timing (ALE = 2clock cycles, 4 externally generated wait states (2+2N) with N=1



(6) Write timing (ALE = 2 clock timing, 0 wait state)



#### (7) Write timing (ALE = 1 clock cycle, 2 programmed wait state)




(8) Write timing (ALE = 2 clock cycle, 4 externally generated wait states (2+2N) with N=1)

#### 23.8 Transfer with DMA Request

The following shows an example of a transfer between the on-chip RAM and an external device in multiplex bus mode.

- 16-bit data bus width, non-recovery time
- Level data transfer mode
- Transfer size of 16 bits, device port size (DPS) of 16 bits
- Source/destination: on-chip RAM/external device

The following shows transfer operation timing of the on-chip RAM to an external bus during write operation (memory-to-memory transfer).



- 1) Indicates the condition under which Nth transfer is performed successfully.
- 2) Indicates the condition under which (N+1)th transfer is not performed.

#### (1) DVCC15=CVCC15=1.35V~1.65V, AVCC3m=2.7V~3.3V

#### DVCC33=2.3V~3.3V, DVCC30/31/32/34=1.65V~3.3V, Ta= -20~85°C (m=1~2)

No.	No. Parameter		Equ	54 MHz (fsys)		Unit	
			①Min	⊘Max _	Min	Max	
2	RD asserted to DREQn negated (external device to on-chip RAM transfer)	tDREQ_r	(W+1)x	(2W+ALE+8)x-5 1	37	152.5	ns
3	WR / HWR rising to DREQn negated (on-chip RAM to external device transfer)	tDREQ_ w	-(W+2)x	(5+WAIT)x-51.8	-55.5	59.2	ns

#### (2) DVCC15=CVCC15=1.35V~1.65V, AVCC3m = 2.7V~3.3V

DVCC33=1.65V~1.95V, DVCC30/31/32/34=1.65V~3.3V, Ta=-20~85°C (m=1~2)

No.	Parameter	Symbol		54 MHz	(fsys)	Unit	
			@Min	◎Max ( )	Min	Max	
2	RD asserted to DREQn negated (external device to on-chip RAM transfer)	tDREQ_r	(W+1)x	(2W+ALE+8)x-5	37	147.5	ns
3	WR / HWR rising to DREQn negated (on-chip RAM to external device transfer)	tDREQ_ w	-(W+2)x	(5+WAIT)x-56.8	-55.5	54.2	ns

W: number of wait

- Ex.)
- 2 External wait +2N wait (N=1)

W=4

- ALE: 1 is substituted for it at 1 clock cycle. 2 is substituted for it at 2 clock cycles. The equations shown in the above table are calculated provided W=1 and ALE=1.

### 23.9 Serial Channel Timing

(1) I/O Interface mode (DVCC3=1.65V~3.3V)

In the table below, the letter x represents the fsys cycle period, which varies depending on the programming of the clock gear function.


 $(\Pi \land$ 

① SCLK input mode (SIO0~SIO6)

Deveneter	O: math at	Equation	54 I	11.22		
Parameter	Symbol	Min	Max	Min	Max	Unit
SCLK period	tSCY	12x		222	7/	ns
TxD data to SCLK rise or fall*	toss	2x-35	4	2	$\langle \mathcal{O} \rangle$	ns
TxD data hold after SCLK rise or fall*	tOHS	8x-15		133		ns
RxD data valid to SCLK rise or fall*	tSRD	30		30	7(	ns
RxD data hold after SCLK rise or fall*	tHSR	2x+29	G	66	/	ns

*SCLK rise or fall: Measured relative to the programmed active edge of SCLK.

② SCLK output mode (SI	© SCLK output mode (SIO0~SIO6)					
Parameter	Symbol	Equatio	Equation		54 MHz	
Falameter	Symbol	Min	Max	Min	Max	Unit
SCLK period (programmable)	tSCY	8x		222	$\sum$	ns
TxD data to SCLK rise	toss	4x-14		607	$\langle \wedge \rangle$	ns
TxD data hold after SCLK rise	tOHS (	4x-14		60 <	$\mathcal{D}$	ns
RxD data valid to SCLK rise	t _{SRD} <	45		45		ns
RxD data hold after SCLK rise	tHSR	0		0		ns



#### 23.10 SBI Timing

#### (1) I2C mode

In the table below, the letters x and t represent the fsys periods and  $\phi T0$  respectively.

n denotes the value of n programmed into the SCK (SCL output frequency select) field in the SBI0CR1.

Parameter	Symbol	Equation		Standard mode $f_{SYS} = 8 \text{ MHz} \text{ n} = 4$		Fast mode f _{SYS} = 32 MHz n = 4		Unit
		Min	Max	Min	Max	Min	Max	
SCL clock frequency	t _{SC L}	0		0	100	0	400	kHz
Hold time for START condition	^t HD:STA			4.0	$\left( \left( \right) \right)$	0.6		μs
SCL clock low width (Input) (Note 1)	tLOW			4.7	)	1.3	(	μs
SCL clock high width (Input) (Note 2)	thigh			4.0		0.6	$\langle \rangle$	μs
Setup time for a repeated START condition	t _{SU;STA}	(Note 5)		4.7	,	0.6		μs
Data hold time (Input) (Note 3, 4)	thd;dat			0.0		0.0)	$\langle \langle \rangle$	μs
Data setup time	^t SU;DAT		()	250		100	O	ns
Setup time for STOP condition	tsu;sto		2	4.0		0.6	)	μs
Bus free time between STOP and START conditions	t _{BUF}	(Note 5)	AL (	4.7		1.3		μs

Note 1) SCL clock low width (output) is calculated with:  $(2^{(n-1)}+4)$  T.

Normal mode: 6usec@Typ(fsys=8MHZ, n=4)


Fast mode: 1.5usec@Typ(fsys=32MHZ, n=4)

Note 2) SCL high width (output) is calculated with:  $(2^{(n-1)})$  T.

Normal mode: 4usec@Typ(fsys=8MHZ, n=4) Fast mode: 1usec@Typ(fsys=32MHZ, n=4)

Note 3) The output data hold time is equal to 12x

Note 4) The Philips  $I^2C$ -bus specification states that a device must internally provide a hold time of at least 300 ns for the SDA signal to bridge the undefined region of the fall edge of SCL. However, this SBI does not satisfy this requirement. Also, the output buffer for SCL does not incorporate slope control of the falling edges; therefore, the equipment manufacturer should design it to satisfy the input data hold time shown in the table, including tr/tf of the SCL and SDA lines.



Fast mode: fsys  $\ge$  20 MHz Standard mode: fsys  $\ge$  4 MHz (2) Clock-Synchronous 8-Bit SIO mode


In the table below, the letters x and t represent the fsys periods and  $\phi$ T0 respectively. The letter n denotes the value of n programmed into the SCK (SCL output frequency select) field in the SBI0CR1.

The electrical specifications below are for an SCLK signal with a 50% duty cycle.

Parameter	Symbol	Equatior	۱	54 MHz		Unit		
Farameter	Symbol	Min	Max	Min	Max	Unit		
SCK period	tSCY	16x	$\bigcirc$	296		ns		
TxD data to SCK rise	toss	(t _{SCY} /2)–(6x + 20)	(	17		ns		
TxD data hold after SCK rise	tOHS	(t _{SCY} /2)+4x		222		ns		
RxD data valid to SCK rise	t _{SRD}	0 2	$\langle \rangle$	0		ns		
RxD data hold after SCK rise	t _{HSR}	4x+10	/	84		ns		
				$\Diamond ($	$\mathbf{Q}$	2		

③ SCK input mode

④ SCK output mode					746	//
Parameter	Symbol	Equatior	54 N	Unit		
Faranielei	Symbol	Min	Max	Min	Max	Onit
SCK period (programmable)	tSCY	16x		296		ns
TxD data to SCK rise	toss	(t _{SCY} /2)-20		128		ns
TxD data hold after SCK rise	tOHS	(t _{SCY} /2)-20	$\overline{)}$	128		ns
RxD data valid to SCK rise	tSRD	2x+30		67		ns
RxD data hold after SCK rise	tHSR	0	$\bigvee$	0		ns



#### 23.11 Event Counter

Parameter	Symbol	Equ	ation	54 N	Unit	
Falameter		Min	Max	Min	Max $<$	Uniit
Clock low pulse width	t _{VCKL}	2X+100		137		ns
Clock high pulse width	^t vcкн	2X+100		137		ns

In the table below, the letter x represents the fsys cycle period.

#### 23.12 Capture

In the table below, the letter x represents the fsys cycle period.

Parameter	Symbol	Equation		54 MHz	Unit	
Farameter	Symbol	Min	Max	Min Max	Unit	$\square$
Low pulse width	tCPL	2X+100		137	ns	$\sim$
High pulse width	t _{CPH}	2X+100		137	ns	

# 23.13 General Interrupt (INTC)

In the table below, the letter x represents the fsys cycle period.

Parameter	Symbol-	Equation	54 MHz	Unit
Falameter		Min Max	Min Max	
Low pulse width for INT0-INTA	t _{INTAL}	X+100	118.5	ns
High pulse width for INT0-INTA	^t INTAH	X+100	118.5	ns


# 23.14 NMI/STOP Release Interrupt


Parameter	Symbol	Equa	ation	54 N	ИНz	Unit
Faidilletei	Symbol	Min	Max	Min	Max	Onit
Low pulse width for $\overline{\text{NMI}}$ and INT0-INT4	<b>t</b> INTBL	100		100		ns
High pulse width for INT0-INT4	t _{INTBH}	100		100		ns

# 23.15 SCOUT Pin

Parameter	Symbol	Equation		54 MHz		Unit
		Min	Max	Min	Max	Onit
Clock high pulse width	tSCH	0.5T–5		4.3		ns
Clock low pulse width	/ISCL	0.5T-5		4.3		ns

Note: In the above table, the letter T represents the cycle period of the SCOUT output clock.





#### 23.16 Bus Request and Bus Acknowledge Signals

- (Note 1) If the current bus cycle has not terminated due to wait-state insertion, the TMP19A63 does not respond to BUSRQ low until the wait state ends.
- (Note 2) This broken line indicates that output buffers are disabled, not that the signals are at indeterminate states. The pin holds the last logic value present at that pin before the bus is relinquished. This is dynamically accomplished through external load capacitances. In case of using the external load capacitance to maintain the bus at a predefined state, the equipment manufacturer needs to consider the additional time (determined by the CR constant) required for the signal transmission through the external load capacitances. The on-chip, integrated programmable pullup/pulldown resistors remain active, depending on internal signal states.

# 23.17 KWUP Input


Wi<u>th Pull up</u>

	Parameter	Symbol	Equation		54 MHz		Unit	
	Falameter		Min	Max	Min	Max	Unit	
	Low pulse width for KEY0~D	tky _{TBL}	X+100		118		ns	
	High pulse width for KEY0~D	tky _{TBH}	X+100		118		ns	
Without pull up								
	Parameter	Symbol	Equation		54 MHz		Unit	
			Min	Max	Min	Max		
	Low pulse width for KEY0~D	tky _{TBL}	100		100	$\langle \bigcup \rangle$	ns	

# 23.18 Dual Pulse Input

						· · · · · ·	$\wedge \neg \Diamond$
	Parameter	Symbol	Equation		54 MHz		7 Unit
			Min	Max	Min	Max	
	Dual input pulse period	Tdcyc	8Y		296		ns
	Dual input pulse setup	Tabs	Y+20	$( \land )$	57	(7/	ns
	Dual input pulse hold	Tabh	Y+20		57	$\nabla$	ns
,	( IO		AL				

Y: fsys/2



24. Package

# P-TFBGA289-1111-0.50A

