
TMC5062 DATASHEET

Dual, cost-effective controller and driver for up to two 2-phase bipolar stepper motors. Integrated motion controller with SPI interface.



FEATURES AND BENEFITS

2-phase stepper motors

Drive Capability up to 2 x 1.1A coil current

Motion Controller with sixPoint[™] ramp

Voltage Range 4.75... 20V DC

SPI & Single Wire UART

Dual ABN Encoder Interface

2x Ref.-Switch input per axis

Highest Resolution 256 microsteps per full step

Full Protection & Diagnostics


dcStep[™] load dependent speed control

stallGuard2[™] high precision sensorless motor load detection

coolStep[™] load dependent current control for energy savings up to 75%

spreadCycle™ high-precision chopper for best current sine wave form and zero crossing with additional **chopSync2™ Compact Size** 7x7mm QFN48 package

BLOCK DIAGRAM






DESCRIPTION

The TMC5062 is a high performance motion controller and driver for up to two stepper motors. It combines two flexible ramp motion controllers with energy efficient stepper motor drivers. The drivers support two-phase stepper motors and offer an industry-leading feature set, including highresolution microstepping, sensorless mechanical load measurement, load-adaptive velocity and power optimization, and lowresonance chopper operation. Standard SPI™ interface and an optional UART based single wire interface simplify communication. Integrated protection and diagnostic features support robust and reliable operation. High integration, high energy efficiency and small form factor enable miniaturized designs with low external component count for costeffective and highly competitive solutions.




The TMC5062 scores with power density, complete motion controlling features and integrated power stages. It offers a versatility that covers a wide spectrum of applications from battery systems up to embedded applications with 1.1A current per motor. The small form factor keeps costs down and allows for miniaturized layouts. Extensive support at the chip, board, and software levels enables rapid design cycles and fast time-to-market with competitive products. High energy efficiency and reliability from TRINAMIC's coolStep and dcStep technologies deliver cost savings in related systems such as power supplies and cooling.





The stepper motor driver outputs are switched in parallel. A dual ABN encoder interface and two reference switch inputs are used.

COMPACT DESIGN FOR TWO STEPPER MOTORS



application with 2 An stepper motors is shown. Additional the ABN Encoder interface and two reference switches can be used for each motor. A single CPU controls the whole system. The CPU-board and controller / driver boards are highly economical and space saving.

ORDER CODES


Order code	Description	Size
TMC5062-LA	Dual dcStep™ and coolStep™ controller/driver, QFN48	7 x 7 mm²

TABLE OF CONTENTS

1	PRI	NCIPLES OF OPERATION	5
	1.1 1.2 1.3 1.4 1.5	KEY CONCEPTS CONTROL INTERFACES SOFTWARE MOVING AND CONTROLLING THE MOTOR PRECISION DRIVER WITH PROGRAMMABLE	5 6 6
	1.6 1.7 1.8 1.9	MICROSTEPPING WAVE STALLGUARD2 – MECHANICAL LOAD SENSING COOLSTEP – LOAD ADAPTIVE CURRENT CONTRO DCSTEP – LOAD DEPENDENT SPEED CONTROL ENCODER INTERFACES	6 7 DL7 7 8
2	PIN	ASSIGNMENTS	9
	2.1 2.2	Package Outline Signal Descriptions	9 9
3	SAM	IPLE CIRCUITS	12
	3.1 3.2 3.3 3.4	Standard Application Circuit 5 V Only Supply External VCC Supply Optimizing Analog Precision	12 14 15 15
4	SPI	INTERFACE	16
	4.1 4.2 4.3	SPI DATAGRAM STRUCTURE SPI SIGNALS TIMING	16 17 18
5	UAR	RT SINGLE WIRE INTERFACE	19
	5.1 5.2 5.3	DATAGRAM STRUCTURE CRC CALCULATION UART SIGNALS	19 20 21
6	REG	ISTER MAPPING	22
	6.1 6.2 6.3 6.4	General Configuration Registers Ramp Generator Registers Encoder Registers Motor Driver Registers	23 25 31 32
7	CUR	RENT SETTING	39
	7.1	Sense Resistors	40
8	СНС	OPPER OPERATION	41
	8.1 8.2	SPREADCYCLE 2-PHASE MOTOR CHOPPER CLASSIC 2-PHASE MOTOR CONSTANT OFF TIME CHOPPER	43 E 45
	8.3	RANDOM OFF TIME	46
_	8.4	CHOPSYNC2 FOR QUIET MOTORS	47
9		VER DIAGNOSTIC FLAGS	48
	9.1 9.2	TEMPERATURE MEASUREMENT SHORT TO GND PROTECTION	48 48
	9.3	OPEN LOAD DIAGNOSTICS	48
1(O RAM	1P GENERATOR	49
	10.1 10.2	Real World Unit Conversion Ramp Generator Functionality	49 49

10 10 10	.4	VELOCITY THRESHOLDS REFERENCE SWITCHES RESTRICTIONS OF RAMP GENERATOR (ERRATA)	51 52 53
11	STA	LLGUARD2 LOAD MEASUREMENT	56
11 11		TUNING THE STALLGUARD2 THRESHOLD SGT STALLGUARD2 MEASUREMENT FREQUENCY AND FILTERING	57 58
11 11	.4	DETECTING A MOTOR STALL LIMITS OF STALLGUARD2 OPERATION	59 59
12	C00	OLSTEP OPERATION	60
	.1 .2 .3	User Benefits Setting up for coolStep Tuning coolStep	60 60 62
13	DCS	TEP	63
13 13 13 13 13	.2 .3 .4	USER BENEFITS DESIGNING-IN DCSTEP INTO AN APPLICATION ENABLING DCSTEP STALL DETECTION IN DCSTEP MODE MEASURING ACTUAL MOTOR VELOCITY IN DCST OPERATION	63 64 64 EP 65
14	SIN	E-WAVE LOOK-UP TABLE	66
14 14	.2	User Benefits Microstep Table	66 66
15	ABN	I INCREMENTAL ENCODER INTERFACE	68
15 15		ENCODER TIMING SETTING THE ENCODER TO MATCH MOTOR RESOLUTION	69 69
16	CLO	CK OSCILLATOR AND CLOCK INPUT	70
16	.1	CONSIDERATIONS ON THE FREQUENCY	70
17	ABS	OLUTE MAXIMUM RATINGS	71
18	ELEC	TRICAL CHARACTERISTICS	71
	.1 .2	Operational Range DC Characteristics and Timing Characteristics	71 72
18	.3	THERMAL CHARACTERISTICS	74
19	LAY	OUT CONSIDERATIONS	75
19 19	.3	Exposed Die Pad Wiring GND Supply Filtering Layout Example	75 75 75 76
20	PAC	KAGE MECHANICAL DATA	77
	.1 .2	Dimensional Drawings Package Codes	77 77
21	GET	TING STARTED	78
21	.1	INITIALIZATION EXAMPLES	78
22	DIS	CLAIMER	79

23	ESD SENSITIVE DEVICE	79	25	REVISION HISTORY	81
24	TABLE OF FIGURES	80	26	REFERENCES	81



1 Principles of Operation

Figure 1.1 Basic application and block diagram

The TMC5062 motion controller and driver chip is an intelligent power component interfacing between the CPU and up to two stepper motors. The TMC5062 offers a number of unique enhancements which are enabled by the system-on-chip integration of driver and controller. The sixPoint ramp generator of the TMC5062 uses dcStep, coolStep, and stallGuard2 automatically to optimize every motor movement: TRINAMICs special features contribute toward lower system cost, greater precision, greater energy efficiency, smoother motion, and cooler operation in stepper motor applications. The clear concept and the comprehensive solution save design-in time.

1.1 Key Concepts

The TMC5062 implements several advanced features which are exclusive to TRINAMIC products. These features contribute toward greater precision, greater energy efficiency, higher reliability, smoother motion, and cooler operation in many stepper motor applications.

dcStep™	Load dependent speed control. The motor moves as fast as possible and never loses a step.
stallGuard2™	High-precision load measurement using the back EMF on the motor coils.
coolStep™	Load-adaptive current control which reduces energy consumption by as much as 75%.
spreadCycle™	High-precision chopper algorithm available as an alternative to the traditional constant off-time algorithm.
T 1.1	

In addition to these performance enhancements, TRINAMIC motor drivers also offer safeguards to detect and protect against shorted outputs, output open-circuit, overtemperature, and undervoltage conditions for enhancing safety and recovery from equipment malfunctions.

1.2 Control Interfaces

The TMC5062 supports both, an SPI and a UART based single wire interface with CRC checking. Selection of the actual interface is done via the configuration pin SW_SEL, which can be hardwired to GND or VCC_IO depending on the desired interface.

1.2.1 SPI Interface

The SPI interface is a bit-serial interface synchronous to a bus clock. For every bit sent from the bus master to the bus slave, another bit is sent simultaneously from the slave to the master. Communication between an SPI master and the TMC5062 slave always consists of sending one 40-bit command word and receiving one 40-bit status word.

The SPI command rate typically is a few commands per complete motor motion.

1.2.2 UART Interface

The single wire interface allows differential operation similar to RS485 (using SWIOP and SWION) or single wire interfacing (leaving open SWION).

1.3 Software

From a software point of view the TMC5062 is a peripheral with a number of control and status registers. Most of them can either be written only or read only, some of the registers allow both read and write access. In case read-modify-write access is desired for a write only register, a shadow register can be realized in master software.

1.4 Moving and Controlling the Motor

1.4.1 Integrated Motion Controller

The integrated 32 bit motion controller automatically drives the motors to target positions, or accelerates to target velocities. All motion parameters can be changed on the fly with the motion controller recalculating immediately. A minimum set of configuration data consists of acceleration and deceleration values and the maximum motion velocity. A start and stop velocity is supported as well as a second acceleration and deceleration setting. It supports immediate reaction to mechanical reference switches and to the sensorless stall detection stallGuard2.

Benefits are:

- Flexible ramp programming
- Efficient use of motor torque for acceleration and deceleration allows higher machine throughput
- Immediate reaction to stop and stall conditions

1.5 Precision Driver with Programmable Microstepping Wave

Current into the motor coils is controlled using a cycle-by-cycle chopper mode. Two chopper modes are available: a traditional constant off-time mode and the new spreadCycle mode. Constant off-time mode provides higher torque at the highest velocity, while spreadCycle mode offers smoother operation and greater power efficiency over a wide range of speed and load. The spreadCycle chopper scheme automatically integrates a fast decay cycle and guarantees smooth zero crossing performance. Programmable microstep shapes allow optimizing the motor performance.

Benefits are:

- Significantly improved microstepping with low cost motors
- Motor runs smooth and quiet
- Reduced mechanical resonances yields improved torque

1.6 stallGuard2 – Mechanical Load Sensing

stallGuard2 provides an accurate measurement of the load on the motor. It can be used for stall detection as well as other uses at loads below those which stall the motor, such as coolStep load-adaptive current reduction. This gives more information on the drive allowing functions like sensorless homing and diagnostics of the drive mechanics.

1.7 coolStep – Load Adaptive Current Control

coolStep drives the motor at the optimum current. It uses the stallGuard2 load measurement information to adjust the motor current to the minimum amount required in the actual load situation. This saves energy and keeps the components cool, making the drive an efficient and precise solution.

Energy efficiency	-	power consumption decreased up to 75%.
Motor generates less heat	-	improved mechanical precision.
Less or no cooling	-	improved reliability and lower cost infrastructure.
Use of smaller motor	-	less torque reserve required, lower cost motor.

Figure 1.2 shows the efficiency gain of a 42mm stepper motor when using coolStep compared to standard operation with 50% of torque reserve. coolStep is enabled above 60RPM in the example.




Figure 1.2 Energy efficiency with coolStep (example)

1.8 dcStep – Load Dependent Speed Control

The unique feature dcStep allows the motor to run near its load limit and at its velocity limit without losing steps. If the mechanical load on the motor increases to the stalling load, the motor automatically decreases its velocity to a point where it can still drive the load. With this feature, the motor will never stall. In addition to its increased torque at a lower velocity, dynamic inertia will allow the motor to overcome mechanical overloads by decelerating. dcStep directly integrates with the ramp generator, so that the target position will be reached, even if the motor velocity needs to be decreased due to increased mechanical load. A dynamic range of up to factor 10 or more can be covered by dcStep without any step loss. By optimizing the motion velocity under high load situations, this feature further enhances overall system efficiency.

Benefits are:

- Motor does not loose steps in overload conditions
- Application works as fast as possible
- Highest possible acceleration automatically
- Highest energy efficiency at speed limit
- Highest possible motor torque using fullstep drive
- Cheaper motor does the job

1.9 Encoder Interfaces

The TMC5062 provides two encoder interfaces for the use with external incremental encoders. The encoders can be used for homing of the motion controller as an alternative to reference switches and for on-the-fly checking of consistency between encoder position and ramp generator position. A programmable prescaler allows adaptation of the encoder resolution to the motor resolution. One of the encoders has dedicated input pins, while the second encoder shares its pins with the reference switch inputs. Two 32 bit encoder counters are provided.

2 Pin Assignments

2.1 Package Outline




Figure 2.1 TMC5062 pin assignments.

2.2 Signal Descriptions

Pin	Number	Туре	Function			
GND	6, 24, 34	GND	Digital ground pin for IO pins and digital circuitry.			
VCC_IO	7		3.3V or 5V I/O supply voltage pin for all digital inputs and			
			outputs. May be supplied from 5VOUT pin in stand-alone			
			operation, where no I/O voltage supply is available.			
VSA	30		Analog high voltage supply for linear regulator and internal			
			references – typically supplied with driver supply voltage. Provide			
			100nF blocking capacitor to GND. Avoid excessive voltage ripple.			
GNDA	31	GND	Analog GND			
5VOUT	32		Output of internal 5V linear regulator, supply voltage for internal			
			analog circuitry and reference for coil current regulators. An			
			external capacitor to GNDA close to the pin is required. 4.7 μF			
			ceramic are recommended to keep ripple below a few mV,			
			especially when used to supply VCC. Optional RC filtering can be			
			used to decouple VCC ripple from this pin (3.3 Ω recommended).			
VCC	33		Digital core power supply. Normally supplied by 5VOUT pin. In			
			case, a different 5V supply is used, or RC-filtering is applied,			
			provide a 470 nF or larger blocking capacitor to GND.			

Pin	Number	Туре	Function
DIE_PAD	-	GND	The exposed die attach pad is the thermal cooling pad for the IC and shall be soldered to a ground pad, and be directly electrically tied together with all GND pins. Use a large number of thermally conducting vias to a PCB ground plane for best thermal and electrical performance. The ground plane also acts as a heat spreader to reduce thermal junction to ambient resistance.

Table 2.1 Low voltage digital and analog power supply pins

Pin	Number	Туре	Function
СРО	35	O(VCC)	Charge pump driver output. Outputs 5V (GND to VCC) square wave with 1/16 of internal oscillator frequency.
CPI	36	I(VCP)	Charge pump capacitor input: Provide external 22 nF / 50V capacitor to CPO.
VCP	37		Output of charge pump. Provide external 100 nF capacitor to VS.

Table 2.2 Charge pump pins

Pin	Number	Туре	Function	
ENC1A/INT	1	I/O	Input A for incremental encoder 1. Can be programmed to provide interrupt output based on ramp generator flags 4, 5, 6 & 7 and encoder null event status (<i>poscmp_enable=1</i>).	
ENC1B/PP	2	I/O	Input B for incremental encoder 1. Can be programmed to provide position compare output for motor 1 (<i>poscmp_enable=1</i>).	
CSN/IO0	3	I/0	Chip select input of SPI interface, programmable IO in UART mode	
SCK/IO1	4	I/0	Serial clock input of SPI interface, programmable IO in UART mode	
SDI/IO2	5	I/0	Data input of SPI interface, programmable IO in UART mode	
SDO/IO3	8	I/O	Data output of SPI interface (Tristate, enabled with CSN=0), programmable IO in UART mode	
SWIOP	9	1/0	Single wire UART interface I/O. Has internal 100K pulldown resistor. Multi-purpose input in SPI mode.	
SWION	10	1/0	Single wire UART interface inverted I/O for differential mode. Has internal 100K resistor to VCC and to GND. Leave open in non- differential mode when operating at 5V IO voltage or tie to desired threshold voltage. Multi-purpose input in SPI mode.	
CLK	11	I	Clock input for all internal operations. Tie low to use internal oscillator. A high signal disables the internal oscillator until power down.	
SWSEL	12	I	Interface selection input. Tie to GND for SPI mode, tie to VCC_IO for single wire UART mode.	
REFR2	25	Ι	Right reference switch input for motor 2	
REFL2	26	Ι	Left reference switch input for motor 2	
REFR1	27	Ι	Right reference switch input for motor 1	
REFL1	28	Ι	Left reference switch input for motor 1	
DRV_ENN	29	I	Enable (not) input for drivers (tie to GND). Switches off all motor outputs (set high for disable).	
TST_MODE	48	Ι	Test mode input. Puts IC into test mode. Tie to GND for normal operation.	
-	13, 23, 38	N.C.	Unused pins – no internal electrical connection. Leave open or tie to GND for compatibility with future devices.	

Table 2.3 Digital I/O pins (all related to VCC_IO supply)


Pin	Number	Туре	Function	
02A1	14	0 (VS)	Motor 2 A1 output (stepper motor coil A)	
BR2A	15		Motor 2 bridge A negative power supply and current sense input.	
			Provide external sense resistor to GND.	
02A2	16	0 (VS)	Motor 2 A2 output (stepper motor coil A)	
VS	17, 19		Driver 2 positive power supply. Connect to VS and provide sufficient	
			filtering capacity for chopper current ripple.	
GNDP	18	GND	Power GND for driver 2. Connect to GND.	
02B1	20	0 (VS)	Motor 2 B1 output (stepper motor coil B)	
BR2B	21		Motor 2 bridge B negative power supply and current sense input.	
			Provide external sense resistor to GND.	
02B2	22	0 (VS)	Motor 2 B2 output (stepper motor coil B)	
01B2	39	0 (VS)	Motor 1 B2 output (stepper motor coil B)	
BR1B	40		Motor 1 bridge B negative power supply and current sense input.	
			Provide external sense resistor to GND.	
01B1	41	0 (VS)	Motor 1 B1 output (stepper motor coil B)	
VS	42, 44		Driver 1 positive power supply. Connect to VS and provide sufficient	
			filtering capacity for chopper current ripple.	
GNDP	43	GND	Power GND for driver 1. Connect to GND.	
01A2	45	0 (VS)	Motor 1 A2 output (stepper motor coil A)	
BR1A	46		Motor 1 bridge A negative power supply and current sense input.	
			Provide external sense resistor to GND.	
01A1	47	0 (VS)	Motor 1 A1 output (stepper motor coil A)	

Table 2.4 Power driver pins

3 Sample Circuits

The sample circuits show the connection of the external components in different operation and supply modes. The standard application circuit uses a minimum set of additional components in order to operate the motor. The connection of the bus interface and further digital signals is left out for clarity.

3.1 Standard Application Circuit



*³ For a reliable start-up it is essential that VCC_IO comes up to a minimum of 1.5V before the TMC5062 leaves the reset condition. Therefore, TRINAMIC recommends using a fast-start-up voltage regulator (e.g. TS3480CX33) in a 3.3V environment.

Figure 3.1 Standard application circuit

In order to minimize linear voltage regulator power dissipation of the internal 5V voltage regulator in applications where VM is high, a different (lower) supply voltage can be used for VSA, if available.

3.1.1 VCC_IO Requirements

For a reliable start-up it is essential that VCC_IO comes up to a minimum of 1.5V before the TMC5062 leaves the reset condition. The reset condition ends earliest 50µs after the time when VSA exceeds its undervoltage threshold of typically 4.2V, or when 5VOUT exceeds its undervoltage threshold of typically 3.5V, whichever comes last.

THERE ARE THREE WAYS TO COME UP TO VCC_IO REQUIREMENTS

- 5VOUT can be used directly to supply VCC_IO. In this case there are no further requirements.
- An external low drop regulator can be used in a 3.3V environment. Note, that most voltage regulators are not suitable for this application because they show a delayed boot up. The following external regulators are proved by TRINAMIC:

TS3480CX33 This regulator can be used within the full supply voltage range when tied to the motor supply voltage.

LD1117-3.3 This regulator can be used to supply VCC_IO from 5VOUT, or from a supply voltage of up to 15V.

- VCC_IO can be supplied externally as shown in Figure 3.2 . In this case it is mandatory to connect the Schottky diode to the logic supply of the external circuitry. Please note, that the 2K resistor is not to be used with 5V I/O voltage.




Figure 3.2 External supply of VCC_IO (showing optional filtering for VCC)

Refer to application note no. 028 *Supply Voltage Considerations: VCC_IO in TMC50xx Designs* (www.trinamic.com). Here you will find complete information about connecting VCC_IO.

3.2 5 V Only Supply




Figure 3.3 5V only operation

While the standard application circuit is limited to roughly 5.5V lower supply voltage, a 5V only application lets the IC run from a normal 5V + 10% supply. In this application, linear regulator drop must be minimized. Therefore, the major 5V load is removed by supplying VCC directly from the external supply.

In order to keep supply ripple away from the analog voltage reference, 5VOUT should have an own filtering capacity and the 5VOUT pin does not become bridged to the 5V supply.

3.3 External VCC Supply

Supplying VCC from an external supply is advised, when cooling of the chip is critical, e.g. at high environment temperatures in combination with high supply voltages (16 V), as the linear regulator is a major source of on-chip power dissipation. It must be made sure that the external VCC supply comes up before or synchronously with the 5VOUT supply, because otherwise the power-up reset event may be missed by the TMC5062. A diode from 5VOUT to VCC ensures this, in case the external voltage regulator is not a low drop type linear regulator. In order to prevent overload of the internal 5V regulator when using this diode, an additional series resistor has been added to VSA.

An alternative for reduced power dissipation is using a lower supply voltage for VSA, e.g. 6V to 12V. If power dissipation is critical, but no external supply is available, the clock frequency can be reduced as a first step by supplying external 12 MHz clock.




Figure 3.4 Using an external 5V supply to reduce linear regulator power dissipation

3.4 Optimizing Analog Precision

The 5VOUT pin is used as an analog reference for operation of the TMC5062. Performance will degrade when there is voltage ripple on this pin. Most of the high frequency ripple in a TMC5062 design results from the operation of the internal digital logic. The digital logic switches with each edge of the clock signal. Further, ripple results from operation of the charge pump, which operates with roughly 1MHz and draws current from the VCC pin. In order to keep this ripple as low as possible, an additional filtering capacitor can be put directly next to the VCC pin with vias to the GND plane giving a short connection to the digital GND pins (pin 6 and pin 34). Analog performance is best, when this ripple is kept away from the analog supply pin 5VOUT, using an additional series resistor of 2.2 Ω to 3.3 Ω . The voltage drop on this resistor will be roughly 100 mV (I_{VCC} * R).




Figure 3.5 Adding an RC-Filter on VCC for reduced ripple

4 SPI Interface

4.1 SPI Datagram Structure

The TMC5062 uses 40 bit SPI™ (Serial Peripheral Interface, SPI is Trademark of Motorola) datagrams for communication with a microcontroller. Microcontrollers which are equipped with hardware SPI are typically able to communicate using integer multiples of 8 bit. The NCS line of the TMC5062 must be handled in a way, that it stays active (low) for the complete duration of the datagram transmission.

Each datagram sent to the TMC5062 is composed of an address byte followed by four data bytes. This allows direct 32 bit data word communication with the register set of the TMC5062. Each register is accessed via 32 data bits even if it uses less than 32 data bits.

For simplification, each register is specified by a one byte address:

- For a read access the most significant bit of the address byte is 0.
- For a write access the most significant bit of the address byte is 1.

Most registers are write only registers, some can be read additionally, and there are also some read only registers.

TMC5062 SPI DATAGRAM STRUCTURE							
MSB (transmitted first)		40 bit		LSB (transmitted last)			
39				0			
→ 8 bit address ← 8 bit SPI status	← -2	• 32 bit data					
39 32		31	0				
 → to TMC5062: RW + 7 bit address ← from TMC5062: 8 bit SPI status 	8 bit data	8 bit data	8 bit data	8 bit data			
39 / 38 32	31 24	23 16	15 8	7 0			
w 3832	3128 2724	2320 1916	1512 118	74 30			
3 3 3 3 3 3 3 9 8 7 6 5 4 3 2	3 3 2 2 2 2 2 2 1 0 9 8 7 6 5 4		1 1 1 1 1 1 9 8 5 4 3 2 1 0 9	7 6 5 4 3 2 1 0			

4.1.1 Selection of Write / Read (WRITE_notREAD)

The read and write selection is controlled by the MSB of the address byte (bit 39 of the SPI datagram). This bit is 0 for read access and 1 for write access. So, the bit named W is a WRITE_notREAD control bit. The active high write bit is the MSB of the address byte. So, 0x80 has to be added to the address for a write access. The SPI interface always delivers data back to the master, independent of the W bit. The data transferred back is the data read from the address which was transmitted with the *previous* datagram, if the previous access was a read access. If the previous access was a write access, then the data read back mirrors the previously received write data. So, the difference between a read and a write access is that the read access does not transfer data to the addressed register but it transfers the address only and its 32 data bits are dummies, and, further the following read or write access delivers back the data read from the address transmitted in the preceding read cycle.

A read access request datagram uses dummy write data. Read data is transferred back to the master with the subsequent read or write access. Hence, reading multiple registers can be done in a pipelined fashion.

Whenever data is read from or written to the TMC5062, the MSBs delivered back contain the SPI status, *SPI_STATUS*, a number of eight selected status bits.

Example:

For a read access to the register (X_ACTUAL) with the address 0x21, the address byte has to be set to 0x21 in the access preceding the read access. For a write access to the register (V_ACTUAL), the address byte has to be set to 0x80 + 0x22 = 0xA2. For read access, the data bit might have any value (-). So, one can set them to 0.

action	data sent to TMC5062	data received from TMC5062
read X_ACTUAL	→ 0x210000000	\leftarrow 0xSS & unused data
read X_ACTUAL	→ 0x2100000000	\leftarrow 0xSS & X_ACTUAL
write V_ACTUAL:= 0x00ABCDEF	\rightarrow 0xA200ABCDEF	\leftarrow 0xSS & X_ACTUAL
write V_ACTUAL:= 0x00123456	→ 0xA200123456	\leftarrow 0xss00abcdef

*)S: is a placeholder for the status bits SPI_STATUS

4.1.2 SPI Status Bits Transferred with Each Datagram Read Back

SPI_STATUS - status flags transmitted with each SPI access in bits 39 to 32								
Bit	Name	Comment						
7	-	reserved (0)						
6	status_stop_l(2)	RAMP_STATUS2[0] - 1: Signals motor 2 stop left switch status						
5	status_stop_l(1)	RAMP_STATUS1[0] – 1: Signals motor 1 stop left switch status						
4	velocity_reached(2)	RAMP_STATUS2[8] - 1: Signals motor 2 has reached its target velocity						
3	velocity_reached(1)	RAMP_STATUS1[8] – 1: Signals motor 1 has reached its target velocity						
2	driver_error(2)	GSTAT[2] – 1: Signals driver 2 driver error (clear by reading GSTAT)						
1	driver_error(1)	GSTAT[1] – 1: Signals driver 1 driver error (clear by reading GSTAT)						
0	reset_flag	GSTAT[0] – 1: Signals, that a reset has occurred (clear by reading GSTAT)						

4.1.3 Data Alignment

All data are right aligned. Some registers represent unsigned (positive) values, some represent integer values (signed) as two's complement numbers, single bits or groups of bits are represented as single bits respectively as integer groups.

4.2 SPI Signals

The SPI bus on the TMC5062 has four signals:

- SCK bus clock input
- SDI serial data input
- SDO serial data output
- CSN chip select input (active low)

The slave is enabled for an SPI transaction by a low on the chip select input CSN. Bit transfer is synchronous to the bus clock SCK, with the slave latching the data from SDI on the rising edge of SCK and driving data to SDO following the falling edge. The most significant bit is sent first. A minimum of 40 SCK clock cycles is required for a bus transaction with the TMC5062.

If more than 40 clocks are driven, the additional bits shifted into SDI are shifted out on SDO after a 40-clock delay through an internal shift register. This can be used for daisy chaining multiple chips.

CSN must be low during the whole bus transaction. When CSN goes high, the contents of the internal shift register are latched into the internal control register and recognized as a command from the master to the slave. If more than 40 bits are sent, only the last 40 bits received before the rising edge of CSN are recognized as the command.

4.3 Timing

The SPI interface is synchronized to the internal system clock, which limits the SPI bus clock SCK to half of the system clock frequency. If the system clock is based on the on-chip oscillator, an additional 10% safety margin must be used to ensure reliable data transmission. All SPI inputs as well as the ENN input are internally filtered to avoid triggering on pulses shorter than 20ns. Figure 4.1 shows the timing parameters of an SPI bus transaction, and the table below specifies their values.




Figure 4.1 SPI timing

SPI interface timing	AC-Charac					
	clock perio	od: t _{clk}				
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
SCK valid before or after change of CSN	t _{cc}		10			ns
CSN high time	t _{csH}	*) Min time is for synchronous CLK with SCK high one t _{CH} before CSN high only	t _{CLK} *)	>2t _{CLK} +10		ns
SCK low time	t _{CL}	*) Min time is for synchronous CLK only	t _{CLK} *)	>t _{CLK} +10		ns
SCK high time	t _{cH}	*) Min time is for synchronous CLK only	t _{CLK} *)	>t _{CLK} +10		ns
SCK frequency using internal clock	f _{scк}	assumes minimum OSC frequency			4	MHz
SCK frequency using external 16MHz clock	f _{scк}	assumes synchronous CLK			8	MHz
SDI setup time before rising edge of SCK	t _{DU}		10			ns
SDI hold time after rising edge of SCK	t _{DH}		10			ns
Data out valid time after falling SCK clock edge	t _{DO}	no capacitive load on SDO			t _{FILT} +5	ns
SDI, SCK and CSN filter delay time	t _{FILT}	rising and falling edge	12	20	30	ns

5 UART Single Wire Interface

The UART single wire interface allows the control of the TMC5062 with any microcontroller UART. It shares transmit and receive line like an RS485 based interface. Data transmission is secured using a cyclic redundancy check, so that increased interface distances (e.g. over cables between two PCBs) can be bridged without the danger of wrong or missed commands even in the event of electro-magnetic disturbance. The automatic baud rate detection makes this interface easy and flexible to use.

5.1 Datagram Structure

5.1.1 Write Access

									TMC5062 L	JAF	RL I	WRITE ACCESS DATAGRAM STRUCTURE				
	each byte is LSBMSB, highest byte transmitted first															
0																55
	sy	ncl	hro	niz	ati	on		F	W + 7 bit registe address	er		32 bit data			CRC	
			0.	7					815			1647			4855	
1	0	1	0	0	0	0	0		register address	1		data bytes 3, 2, 1, 0 (high byte to low byte)			crc	
0	Ч	2	m	4	ъ	9	7	8	I	15	16	:	47	48	I	55

A sync nibble precedes each transmission to and from the TMC5062 and is embedded into the first transmitted byte. The second nibble is all zero. Each transmission allows a synchronization of the internal baud rate divider to the master clock. The actual baud rate is adapted and variations of the internal clock frequency are compensated. Thus, the baud rate can be freely chosen within the valid range. Each transmitted byte starts with a start bit (logic 0, low level on SWIOP) and ends with a stop bit (logic 1, high level on SWIOP). The bit time is calculated by measuring the time from the beginning of start bit (1 to 0 transition) to the end of the sync frame (1 to 0 transition from bit 2 to bit 3). All data is transmitted byte wise. The 32 bit data words are transmitted with the highest byte first.

A minimum baud rate of 9000 baud is permissible, assuming 20MHz clock (worst case for low baud rate). Maximum baud rate is $f_{CLK}/16$ due to the required stability of the baud clock.

The communication becomes reset if a pause time of longer than 63 bit times occurs. In this case, the transmission needs to be restarted. This scheme allows the master to reset communication in case of transmission errors.

Each accepted write datagram becomes acknowledged by the receiver by incrementing an internal cyclic datagram counter (8 bit). Reading out the datagram counter allows the master to check the success of an initialization sequence or single write accesses. Read accesses do not modify the counter.

5.1.2 Read Access

	TMC5062 UART READ ACCESS REQUEST DATAGRAM STRUCTURE												
	each byte is LSBMSB, highest byte transmitted first												
	synchronization RW + 7 bit register CRC address												
			0	.7					815			1623	
1	0	1	0	0	0	0	0		register address	0		crc	
0	1	2	3	4	5	6	7	8	÷	15	16	:	23

The read access request datagram structure is identical to the write access datagram structure, but uses a lower number of user bits. Its function is the addressing of the desired register for the read access. The TMC5062 responds with the same baud rate as the master uses for the read request.

In order to ensure a clean bus transition from the master to the slave, the TMC5062 does not immediately send the reply to a read access, but it uses a programmable delay time after which the first reply byte becomes sent following a read request. This delay time can be set in multiples of eight bit times using *SENDDELAY* time setting (default=8 bit times) according to the needs of the master.

	TMC5062 UART READ ACCESS REPLY DATAGRAM STRUCTURE																
	each byte is LSBMSB, highest byte transmitted first																
0	·																55
	sy	ynd	chr	on	iza	ntic	on			R + 7 bit register address	•		32 bit read data			CRC	
				07						815			1647			4855	
1	0	1	1	0	1	1	1	1		register	0		data bytes 3, 2, 1, 0 (high byte to low byte)			crc	
0	Ч	~	n L	י י	4	ы	9	7	8	I	15	16	i	47	48	I	55

The read response is sent to the master. The transmitter becomes switched inactive four bit times after the last bit is sent.

5.2 CRC Calculation

An 8 bit CRC polynomial is used for checking both read and write access. It allows detection of up to eight single bit errors. The CRC8-ATM polynomial with an initial value of zero is applied LSB to MSB, including the sync- and register addressing byte. The synchronization byte is assumed to always be correct. The TMC5062 responds only to correctly transmitted datagrams. It increases its datagram counter for each correctly received write access datagram.

Hint:

$$CRC = x^8 + x^2 + x^1 + x^0$$

The CRC can be calculated within a CPU using a bit-wise cyclic XOR calculation of incoming and outgoing bits accumulated to an 8 bit CRC register. You find the algorithm in the TMC5062-EVAL evaluation board firmware.

CRC = (CRC << 1) OR (CRC.7 XOR CRC.1 XOR CRC.0 XOR [new incoming bit]) -- CRC.n is meant to extract bit n from the 8 bit CRC register

For a parallel 8 bit calculation of CRC in your CPU, you can use a look-up table. Additional algorithms can be found in literature.

5.3 UART Signals

The UART interface on the TMC5062 has two signals:

TMC5062 UART	INTERFACE SIGNALS
SWIOP	Non-inverted data input and output
SWION	Inverted data input and output for use in differential transmission. Can be left open
	in a 5V IO voltage system. Tie to the half IO level voltage for best performance.

In UART mode the slave checks the serial wire SWIOP and SWION for correctly received datagrams continuously. Both signals are switched as input during this time. It adapts to the baud rate based on the sync nibble, as described before. In case of a read access, it switches on its output drivers on SWIOP and SWION and sends its response using the same baud rate.




Figure 5.1 Connecting to a master via single wire UART interface




Figure 5.2 Connecting to a master via differential UART interface

6 Register Mapping

This chapter gives an overview of the complete register set. Some of the registers bundling a number of single bits are detailed in extra tables. The functional practical application of the settings is detailed in dedicated chapters.

Note

All registers become reset to 0 upon power up, unless otherwise noted.
Add 0x80 to the address Addr for write accesses!

NOTATION OF HEXADECIMAL AND BINARY NUMBERS	
0x	precedes a hexadecimal number, e.g. 0x04
%	precedes a multi-bit binary number, e.g. %100

NOTATION OF R/W FIELD	
R	Read only
W	Write only
R/W	Read- and writable register
R+C	Clear upon read

OVERVIEW REGISTER MAPPING

REGISTER	DESCRIPTION
General Configuration Registers	These registers contain global configuration, global status flags, slave address configuration, and I/O configuration
Ramp Generator Motion Control Register Set	This register set offers registers for - choosing a ramp mode, - choosing velocities, - homing, - acceleration and deceleration, and - target positioning.
Ramp Generator Driver Feature Control Register Set	 This register set offers registers for driver current control, setting thresholds for coolStep operation, setting thresholds for different chopper modes, and setting thresholds for dcStep operation. a reference switch and stallGuard2 event configuration register and (with separate table) a ramp and reference switch status register (with separate table).
Encoder Register Set	The encoder register set offers all registers needed for proper ABN encoder operation.
Motor Driver Register Set	 This register set offers registers for setting / reading out microstep table and counter (see separate table, too), chopper and driver configuration (see separate tables for different motor types, too), coolStep and stallGuard2 configuration (see separate table, too), dcStep configuration, and reading out stallGuard2 values and driver error flags (see separate table, too).

6.1 General Configuration Registers

GENER	AL CONFI	GURAT	ION REGISTERS	(0x000x1F)
R/W	Addr	n	Register	Description I bit names
				Bit GCONF – Global configuration flags
				02 Reserved, set to 0
				3 poscmp enable
				0: Encoder 1 A and B inputs are mapped.
				1: Position compare pulse (PP) and interrupt output
				(INT) are available, Encoder 1 is unused.
				4 enc1_refsel
				0: N channel 1 mapped depending on interface to
				SWIOP (if SW_SEL=0) or IOO (if SW_SEL=1).
				1: N channel 1 mapped to REFL1.
				5 enc2 enable
				0: Right reference switches are available.
				1: Encoder 2 A and B signals are mapped to REFR1
				and REFR2 inputs.
				6 enc2_refsel
	0.00	4.4	CCONE	0: N channel 2 mapped depending on interface to
RW	0x00	11	GCONF	SWION (if SW_SEL=0) or IO1 (if SW_SEL=1).
				1: N channel 2 mapped to REFL2.
				7 test_mode
				0: Normal operation
				1: Enable analog test output on pin REFR2
				TEST_SEL selects the function of REFR2:
				04: T120, DAC1, VDDH1, DAC2, VDDH2
				Attention: Not for user, set to 0 for normal operation!
				8 shaft1
				1: Inverse motor 1 direction
				9 shaft2
				1: Inverse motor 2 direction
				10 lock_gconf
				1: GCONF is locked against further write access.
				Bit GSTAT – Global status flags
				0 reset 1: Indicates that the IC has been reset since the last
				read access to GSTAT.
				1 drv_err1
				1: Indicates, that driver 1 has been shut down due
R+C	0x01	4	GSTAT	to an error since the last read access.
				2 drv_err2
				1: Indicates, that driver 2 has been shut down due
				to an error since the last read access.
				3 uv_cp
				1: Indicates an undervoltage on the charge pump.
				The driver is disabled in this case.
				Interface transmission counter. This register becomes
				incremented with each successful UART interface write access.
				It can be read out to check the serial transmission for lost
R	0x02	8	IFCNT	data.
				Read accesses do not change the content. Disabled in SPI
				operation. The counter wraps around from 255 to 0.

R/W Addr n Register Description / bit names W 0x03 A Bit SLAVECONF 4 SLAVECONF 30 TEST_SEL: selects the function of REFR2 in test mode: 04: T120, DAC1, VDDH1, DAC2, VDDH2 W 0x03 + SLAVECONF Attention: Not for user, set to 0 for normal of 74 6 8 Bit INPUT 8 0 IO1 in 1 IO1 in 1 2 IO2 in	
Bit SLAVECONF 30 TEST_SEL: selects the function of REFR2 in test mode: 04: T120, DAC1, VDDH1, DAC2, VDDH2 4 Attention: Not for user, set to 0 for normal of 74 5 74 5 8 bit times, 115: 2*816*8 bit times 8 100 in 1 101 in	
4 4 selects the function of REFR2 in test mode: 0x03 + SLAVECONF 04: T120, DAC1, VDDH1, DAC2, VDDH2 4 - - Attention: Not for user, set to 0 for normal of 74 SENDDELAY: 0: 8 bit times, 115: 2*816*8 bit times 8 Bit INPUT 0 IO0 in 1 IO1 in	
74 SENDDELAY: 0: 8 bit times, 115: 2*816*8 bit times Bit INPUT Reads the state of all input pins available state of IO pins set to output. 0 IO0 in 1 IO1 in	
0: 8 bit times, 115: 2*816*8 bit times Bit INPUT Reads the state of all input pins available state of IO pins set to output. 0 IO0 in 1 IO1 in	2 plus the
Reads the state of all input pins available state of IO pins set to output.0IO0 in1IO1 in	e plus the
state of IO pins set to output.0IO0 in1IO1 in	e plus the
1 IO1 in	
8 2 IO2 in	
R + INPUT 3 IO3 in	
8 4 IOP (always input in SPI mode)	
5 ION (always input in SPI mode)	
6 Reserved, ignore this bit	
0x04 31 VERSION: 0x01=first version of the IC	
24 Bit OUTPUT	
Sets the IO output pin polarity and data direct	ction
0 IO0 out	
1 T01 out	
4 2 IQ2 out	
W + OUTPUT 3 TO3 out	
4 8 <i>ioddr</i> 0 (IO0: 0=input, 1=output)	
9 <i>ioddr</i> 1 (IO1: 0=input, 1=output)	
10 <i>ioddr2</i> (IO2: 0=input, 1=output)	
11 <i>ioddr3</i> (IO3: 0=input, 1=output)	
Position comparison register for motor 1 position str	obe.
Activate <i>poscmp_enable</i> to get position pulse on out	put PP.
W 0x05 32 X_COMPARE XACTUAL = X_COMPARE:	
- Output PP becomes high. It returns to a lo	w state, if
the positions mismatch.	,

6.2 Ramp Generator Registers

Addresses **Addr** are specified for motor 1 (upper value) and motor 2 (second address).

6.2.1 Ramp Generator Motion Control Register Set

R/W	Addr	n	Register	Description <i>I bit names</i>	Range [Unit
RW	0x20 0x40	2	RAMPMODE	 RAMPMODE: 0: Positioning mode (using all A, D and V parameters) 1: Velocity mode to positive VMAX (using AMAX acceleration) 2: Velocity mode to negative VMAX (using AMAX acceleration) 3: Hold mode (velocity remains unchanged, unless stop event occurs) 	03
RW	0x21 0x41	32	XACTUAL	Actual motor position (signed) <i>Hint:</i> This value normally should only be modified, when homing the drive. In positioning mode, modifying the register content will start a motion.	-2^31 +(2^31)-1
R	0x22 0x42	24	VACTUAL	Actual motor velocity from ramp generator (signed)	+-(2^23)-1 [µsteps / t]
W	0x23 0x43	18	VSTART	Motor start velocity (unsigned) Set VSTOP ≥ VSTART!	0(2^18)-1 [µsteps / t]
W	0x24 0x44	16	A1	First acceleration between VSTART and V1 (unsigned)	0(2^16)-1 [µsteps / ta²
W	0x25 0x45	20	V1	 First acceleration / deceleration phase target velocity (unsigned) 0: Disables A1 and D1 phase, use AMAX, VMAX only 	0(2^20)-1 [µsteps / t]
W	0x26 0x46	16	ΑΜΑΧ	Second acceleration between V1 and VMAX (unsigned) This is the acceleration and deceleration value for velocity mode.	0(2^16)-1 [µsteps / ta²
W	0x27 0x47	23	VMAX	Second acceleration phase target velocity VMAX > V1, VMAX > VSTART (unsigned) This is the target velocity in velocity mode. It can be changed any time during a motion.	0(2^23)-512 [µsteps / t]
W	0x28 0x48	16	DMAX	Deceleration between VMAX and V1 (unsigned)	0(2^16)-1 [µsteps / ta²
W	0x2A 0x4A	16	D1	Deceleration between V1 and VSTOP (unsigned) Attention: Do not set 0 in positioning mode, even if V1=0!	1(2^16)-1 [µsteps / ta ²
W	0x2B 0x4B	18	VSTOP	Motor stop velocity (unsigned) Attention: Set VSTOP ≥ VSTART!	1(2^18)-1 [µsteps / t]

RAMP	RAMP GENERATOR MOTION CONTROL REGISTER SET (MOTOR 1: 0x200x2D, MOTOR 2: 0x400x4D)					
R/W	Addr	n	Register	Description / bit names	Range [Unit]	
w	0x2C 0x4C	16	TZEROWAIT	Waiting time after ramping down to zero velocity before next movement or direction inversion can start and before motor power down starts. Time range is about 0 to 2 seconds. This setting avoids excess acceleration e.g. from VSTOP to -VSTART.	0(2^16)-1 * 512 t _{CLK}	
RW	0x2D 0x4D	32	XTARGET	Target position for ramp mode (signed). Write a new target position to this register in order to activate the ramp generator positioning in <i>RAMPMODE=</i> 0. Initialize all velocity, acceleration and deceleration parameters before.Hint: The position is allowed to wrap around, thus, XTARGET value optionally can be treated as an unsigned number.Hint: The maximum possible displacement is +/-((2^31)-1).Hint: When increasing V1, D1 or DMAX during a motion, rewrite XTARGET afterwards in order to trigger a second acceleration phase, if desired.	-2^31 +(2^31)-1	

6.2.2 Ramp Generator Driver Feature Control Register Set

RAMP (RAMP GENERATOR DRIVER FEATURE CONTROL REGISTER SET (MOTOR 1: 0x300x36, MOTOR 2: 0x500x56)					
R/W	Addr	n	Register	Description I bit names		
W	Addr 0x30 0x50	n 5 + 5 + 4	Register IHOLD_IRUN	Description I bit names Bit IHOLD_IRUN - Driver current control 40 IHOLD Standstill current (0=1/3231=32/32) 128 IRUN Motor run current (0=1/3231=32/32) Hint: Choose sense resistors in a way, that normal IRUN is 16 to 31 for best microstep performance. 1916 IHOLDDELAY Controls the number of clock cycles for motor power down after a motion as soon as T_ZEROWAIT has expired. The smooth transition avoids a motor jerk upon power down. 0: instant power down		
w	0x31 0x51	23	VCOOLTHRS	115: Delay per current reduction step in multiple of 2^18 clocks This is the lower threshold velocity for switching on smart energy coolStep. (unsigned) Set this parameter to disable coolStep at low speeds, where it cannot work reliably. VHIGH ≥ VACT ≥ VCOOLTHRS: - coolStep is enabled, if configured (Only bits 228 are used for value and for comparison)		
w	0x32 0x52	23	VHIGH	<pre>This velocity setting allows velocity dependent switching int a different chopper mode and fullstepping to maximize torqu (unsigned) VACT ≥ VHIGH: - coolStep is disable (motor runs with normal current scale) - If vhighchm is set, the chopper switches to chm= with TFD=0 (constant off time with slow decay, only). - chopSync2 is switched off (SYNC=0) - If vhighfs is set, the motor operates in fullstep mode. (Only bits 228 are used for value and for comparison)</pre>		

RAMP O	RAMP GENERATOR DRIVER FEATURE CONTROL REGISTER SET (MOTOR 1: 0x300x36, MOTOR 2: 0x500x56)				
R/W	Addr	n	Register	Description I bit names	
				Automatic commutation dcStep becomes enabled above velocity VDCMIN (unsigned) In this mode, the actual position is determined by the sensor- less motor commutation and becomes fed back to XACTUAL. In case the motor becomes heavily loaded, VDCMIN also is used as the minimum step velocity.	
W 0x33 0x53	23	VDCMIN	 0: Disable, dcStep off VACT ≥ VDCMIN ≥ 256: Triggers the same actions as exceeding VHIGH. Switches on automatic commutation dcStep Hint: Also set bits vhighfs and vhighchm and set DCCTRL parameters in order to operate dcStep. (Only bits 22 8 are used for value and for comparison) 		
RW	0x34 0x54	11	SW_MODE	Switch mode configuration See separate table!	
R+C	0x35 0x55	14	RAMP_STAT	Ramp status and switch event status See separate table!	
R	R 0x36 32 0x56 32		2 XLATCH	Ramp generator latch position, latches XACTUAL upon a programmable switch event (see SW_MODE). Hint: The encoder position can be latched to ENC_LATCH together with XLATCH to allow consistency checks.	

time reference t for velocities: t = $2^24 / f_{CLK}$ time reference ta² for accelerations: ta² = $2^41 / (f_{CLK})^2$

0x34	, 0x54: SW_MODE	- REFERENCE SWITCH AND STALLGUARD2 EVENT CONFIGURATION REGISTER
Bit	Name	Comment
11	en_softstop	0: Hard stop 1: Soft stop
		The soft stop mode always uses the deceleration ramp settings <i>DMAX</i> , V1, <i>D1</i> , <i>VSTOP</i> and <i>TZEROWAIT</i> for stopping the motor. A stop occurs when the velocity sign matches the reference switch position (REFL for negative velocities, REFR for positive velocities) and the respective switch stop function is enabled.
		A hard stop also uses TZEROWAIT before the motor becomes released.
		Attention: Do not use soft stop in combination with stallGuard2.
10	sg_stop	1: Enable stop by stallGuard2. Disable to release motor after stop event. Attention: Do not enable during motor spin-up, wait until the motor velocity exceeds a certain value, where stallGuard2 delivers a stable result.
9	en_latch_encoder	1: Latch encoder position to ENC_LATCH upon reference switch event.
8	latch_r_inactive	1: Activates latching of the position to <i>XLATCH</i> upon an inactive going edge on the right reference switch input REFR. The active level is defined by <i>pol_stop_r</i> .
7	latch_r_active	 Activates latching of the position to <i>XLATCH</i> upon an active going edge on the right reference switch input REFR. <i>Hint:</i> Activate <i>latch_r_active</i> to detect any spurious stop event by reading status latch r.
6	latch_l_inactive	1: Activates latching of the position to <i>XLATCH</i> upon an inactive going edge on the left reference switch input REFL. The active level is defined by <i>pol_stop_l</i> .
5	latch_l_active	1: Activates latching of the position to <i>XLATCH</i> upon an active going edge on the left reference switch input REFL.

Hint: Activate latch_l_active to detect any spurious stop event by reading

1: Enables automatic motor stop during active right reference switch input

1: Enables automatic motor stop during active left reference switch input

Hint: The motor restarts in case the stop switch becomes released.

Hint: The motor restarts in case the stop switch becomes released.

1: Swap the left and the right reference switch input

Sets the active polarity of the right reference switch input

Sets the active polarity of the left reference switch input

6.2.2.1 SW_MODE - Reference Switch and stallGuard2 Event Configuration Register

status_latch_l.

(0=low active, 1=high active)

(0=low active, 1=high active)

4

3

2

1

0

swap lr

pol_stop_r

pol_stop_l

stop_r_enable

stop_l_enable

6.2.2.2 RAMP_STAT – Ramp and Reference Switch Status Register

0x35,	1		Comment
R/W	Bit	Name	Comment
R	13	status_sg	1: Signals an active stallGuard2 input from the coolStep driver or
			from the dcStep unit, if enabled.
			Hint: When polling this flag, stall events may be missed astivate
			<i>Hint:</i> When polling this flag, stall events may be missed – activate
R+C	12	second_move	sg_stop to be sure not to miss the stall event.1: Signals that the automatic ramp requires moving back in the
K+C	12	second_move	opposite direction, e.g. due to on-the-fly parameter change
			(Flag is cleared upon reading)
R	11	t zerowait	1: Signals, that <i>T_ZEROWAIT</i> is active after a motor stop. During this
ĸ		active	time, the motor is in standstill.
R	10	vzero	1: Signals, that the actual velocity is 0.
R	9	position_	1: Signals, that the target position is reached.
ĸ	,	reached	This flag becomes set while X_ACTUAL and X_TARGET match.
R	8	velocity_	1: Signals, that the target velocity is reached.
IX.	0	reached	This flag becomes set while V_ACTUAL and VMAX match.
R+C	7	event_pos_	1: Signals, that the target position has been reached (pos_reached
RTC	,	reached	becoming active).
		reactied	This bit is ORed to the <i>interrupt output</i> signal.
			(Flag is cleared upon reading)
R+C	6	event_stop_	1: Signals an active StallGuard2 stop event.
it. C	Ŭ	sg	(Flag is cleared upon reading)
		59	This bit is ORed to the <i>interrupt output</i> signal.
R	5	event_stop_r	1: Signals an active stop right condition due to stop switch.
	_		The stop condition and the interrupt condition can be removed by
			setting RAMP_MODE to hold mode or by commanding a move to the
			opposite direction. In <i>soft_stop</i> mode, the condition will remain
			active until the motor has stopped motion into the direction of the
			stop switch. Disabling the stop switch or the stop function also
			clears the flag, but the motor will continue motion.
			This bit is ORed to the <i>interrupt output</i> signal.
	4	event_stop_l	1: Signals an active stop left condition due to stop switch.
			The stop condition and the interrupt condition can be removed by
			setting RAMP_MODE to hold mode or by commanding a move to the
			opposite direction. In <i>soft_stop</i> mode, the condition will remain
			active until the motor has stopped motion into the direction of the
			stop switch. Disabling the stop switch or the stop function also
			clears the flag, but the motor will continue motion.
			This bit is ORed to the <i>interrupt output</i> signal.
R+C	3	status_latch_r	1: Latch right ready
			(enable position latching using SWITCH_MODE settings
			latch_r_active or latch_r_inactive)
			(Flag is cleared upon reading)
	2	status_latch_l	1: Latch left ready
			(enable position latching using SWITCH_MODE settings
			latch_l_active or latch_l_inactive)
			(Flag is cleared upon reading)
R	1	status_stop_r	Reference switch right status (1=active)
	0	status_stop_l	Reference switch left status (1=active)

6.3 Encoder Registers

ENCOD	ENCODER REGISTER SET (MOTOR 1: 0x380x3C, MOTOR 2: 0x580x5C)					
R/W	Addr	n	Register	Description I bit names	Range [Unit]	
RW	0x38 0x58	11	ENCMODE	Encoder configuration and use of N channel See separate table!		
RW	0x39 0x59	32	X_ENC	Actual encoder position (signed)	-2^31 +(2^31)-1	
w	0x3A 0x5A	32	ENC_CONST	Accumulation constant (signed) 16 bit integer part, 16 bit fractional part X_ENC accumulates +/- ENC_CONST / (2^16*X_ENC) (binary) or +/-ENC_CONST / (10^4*X_ENC) (decimal) ENCMODE bit enc_sel_decimal switches between decimal and binary setting. Use the sign, to match rotation direction!	binary: ± [µsteps/2^16] ±(0 32767.9999847) decimal: ±(0 32767.9999) reset default = 1.0 (=65536)	
R+C	0x3B 0x5B	1	ENC_STATUS	bit 0: <i>n_event</i> 1: Encoder N event detected. Status bit is cleared on read: Read (R) + clear (C) This bit is ORed to the <i>interrupt output</i> signal.		
R	0x3C 0x5C	32	ENC_LATCH	Encoder position X_ENC latched on N event		

6.2.2.3 ENCMODE – Encoder Register

0x38	0x38, 0x58: ENCMODE – ENCODER REGISTER				
Bit	Name	Comment			
10	enc_sel_decimal	0	Encoder prescaler divisor binary mode: Counts ENC_CONST(fractional part) 165536		
		1	Encoder prescaler divisor decimal mode: Counts in ENC_CONST(fractional part) /10000		
9	latch_x_act	1: Als	to latch X_ACTUAL position together with X_ENC.		
		Allow	is latching the ramp generator position upon an N channel event as		
		selec	ted by pos_edge and neg_edge.		
8	8 clr_enc_x		Upon N event, X_ENC becomes latched to ENC_LATCH only		
		1 Latch and additionally clear encoder counter X_ENC at N-event			
7	neg_edge	<i>n p</i> N channel event sensitivity			
6	pos_edge	00 N channel event is active during an active N event level			
		0 1 N channel is valid upon active going N event			
		10	N channel is valid upon inactive going N event		
		11	N channel is valid upon active going and inactive going N event		
5	clr_once	1: Cle	ar X_ENC on the next N event following the write access		
4	clr_cont	1: Always clear X_ENC upon an N event (once per revolution)			
3	ignore_AB	0	An N event occurs only when polarities given by		
		pol_N, pol_A and pol_B match.1 Ignore A and B polarity for N channel event			
2	pol_N	Defines active polarity of N (0=neg., 1=pos.)			
1	pol_B	Required B polarity for an N channel event (0=neg., 1=pos.)			
0	pol_A	Required A polarity for an N channel event (0=neg., 1=pos.)			

6.4 Motor Driver Registers

Мотор	MOTOR DRIVER REGISTER SET (MOTOR 1: 0x600x6F, MOTOR 2: 0x700x7F)					
R/W	Addr	n	Register	Description I bit names	Range [Unit]	
W	0x60 0x70	32	MSLUT1[0] MSLUT2[0] microstep table entries 031	Each bit gives the difference between microstep x and x+1 when combined with the corresponding <i>MSLUTSEL W</i> bits: 0: <i>W</i> = %00: -1 %01: +0 %10: +1	32x 0 or 1 reset default= sine wave table	
W	0x61 0x67 0x71 0x77	7 x 32	MSLUT1[17] MSLUT2[17] microstep table entries 32255	%11: +2 1: W= %00: +0 %01: +1 %10: +2 %11: +3 This is the differential coding for the first quarter of a wave. Start values for CUR_A and CUR_B are stored for MSCNT position 0 in START_SIN and START_SIN90_120. ofs31, ofs30,, ofs01, ofs00	7x 32x 0 or 1 reset default= sine wave table	
W	0x68 0x78	32	MSLUTSEL1 MSLUTSEL2	ofs255, ofs254,, ofs225, ofs224 This register defines four segments within each quarter <i>MSLUT</i> wave. Four 2 bit entries determine the meaning of a 0 and a 1 bit in the corresponding segment of <i>MSLUT</i> . See separate table!	0 <x1<x2<x3 reset default= sine wave table</x1<x2<x3 	
W	0x69 0x79	8 + 8	MSLUTSTART	bit 7 0: START_SIN bit 23 16: START_SIN90_120 START_SIN gives the absolute current at microstep table entry 0. START_SIN90_120 gives the absolute current for microstep table entry at positions 256. Start values are transferred to the microstep registers CUR_A and CUR_B, whenever the reference position MSCNT=0 is passed.	START_SIN reset default =0 START_SIN90_1 20 reset default =247	
R	0x6A 0x7A	10	MSCNT	Microstep counter. Indicates actual position in the microstep table for CUR_A. CUR_B uses an offset of 256. Hint: Move to a position where MSCNT is zero before re-initializing MSLUTSTART or MSLUT and MSLUTSEL.		
R	0x6B 0x7B	9 + 9	MSCURACT	bit 8 0: CUR_A (signed): Actual microstep current for motor phase A as read from MSLUT (not scaled by current) bit 24 16: CUR_B (signed): Actual microstep current for motor phase B as read from MSLUT (not scaled by current)		
RW	0x6C 0x7C	32	CHOPCONF	chopper and driver configuration See separate table!		
W	0x6D 0x7D	25	COOLCONF	coolStep smart current control register and stallGuard2 configuration See separate table!		

w	0x6E 0x7E	8 + 8	DCCTRL	dcStep (DC) automatic commutation configuration register: bit 7 0: DC_TIME: Upper PWM on time limit for commutation (DC_TIME * 1/f _{CLK}). Set slightly above effective blank time TBL. bit 15 8: DC_SG: Max. PWM on time for step loss detection using dcStep stallGuard2 in dcStep mode. (DC_SG * 16/f _{CLK}) Set slightly higher than DC_MAX/16 0=disable
R	0x6F 0x7F	32	DRV_ STATUS	stallGuard2 value and driver error flags See separate table!

MIRCOSTEP TABLE CALCULATION FOR A SINE WAVE EQUIVALENT TO THE POWER ON DEFAULT:

round
$$\left(248 * sin\left(2 * PI * \frac{i}{1024} + \frac{PI}{1024}\right)\right) - 1$$

- *i*:[0... 255] is the table index
- The amplitude of the wave is 248. The resulting maximum positive value is 247 and the maximum negative value is -248.
- The round function rounds values from 0.5 to 1.4999 to 1

6.4.1 MSLUTSEL – Look up Table Segmentation Definition 9x68. 0x78: MSLUTSEL – LOOK UP TABLE SEGMENTATION DEFINITION

30 29 28 27 26 28 27 26 28 27 26 28 27 26 28 27 26 28 27 26 28 27 26 28 27 26 24 29 23 X2 24 LUT segment 2 start 22 21 20 9 18 7 16 15 15 X1 14 13 12 11 10 9 8 6 7 W3 LUT width select from %00: ofs(X3) to ofs255 %00: %01: MSLUT entry 0, 1 select: -1, +0 %01: MSLUT entry 0, 1 select: +0, +1 %02: LUT width select from ofs(X2) to ofs(X3-1) %10: %10: MSLUT entry 0, 1 select: +0, +1 %10: <	0 X68	, 0x78: MSLU	JTSEL – LOOK UP TABLE SE	GMENTATION DEFINITION
3030four segments using an individual step width entry Wx. The segment borders are selected by and X3.272827262827262628272626292629272428242928242923X2242025201918171615X1162015X1141312111098217W3620555W210T width select from ofs(X2) to ofs(X3-1)405(X2) to ofs(X3-1)405(X2) to ofs(X3-1)	Bit	Name	Function	Comment
29 28entry W_x . The segment borders are selected by and $X3$.27 262627 2626Segment 0 goes from 0 to X1-1. Segment 1 goes from X1 to X2-1. Segment 2 goes from X2 to X3-1. Segment 3 goes from X3 to 255.21 21LUT segment 2 start22 21 20For defined response the values shall satisfy: $0 < X1 < X2 < X3$ 19 18 17 16LUT segment 1 start16 15 11 10 9V3 $6 $ 7 4W3 $6(X3)$ to $ofs255$ $5(X3)$ to $ofs255$ 5 5 5W2 VZ LUT width select from $ofs(X2)$ to $ofs(X3-1)$ 4W2 VZ LUT width select from $ofs(X2)$ to $ofs(X3-1)$	31	Х3	LUT segment 3 start	The sine wave look up table can be divided into up to
28and X3.272625242423242323X2LUT segment 2 start222120201918171615X1LUT segment 1 start14131211109987W3LUT width select from ofs(X3) to ofs2556W214ofs(X2) to ofs(X3-1)405(X2) to ofs(X3-1)				four segments using an individual step width control
27 26 25Segment 0 goes from 0 to X1-1. Segment 1 goes from X1 to X2-1. Segment 2 goes from X2 to X3-1. Segment 3 goes from X3 to 255.22 21 20 19 18 17 16LUT segment 2 start19 18 17 16LUT segment 1 start16 15 17 16LUT segment 1 start14 13 12 11 0LUT width select from ofs(X3) to ofs255 57 5 W2UT width select from ofs(X2) to ofs(X3-1)6W2 voit width select from ofs(X2) to ofs(X3-1)7 4W210 voit M2 voit M3 voit M3 <b< td=""><td></td><td></td><td></td><td>entry Wx. The segment borders are selected by X1, X2</td></b<>				entry Wx. The segment borders are selected by X1, X2
26 25Segment 0 goes from 0 to X1-1. Segment 1 goes from X1 to X2-1. Segment 2 goes from X2 to X3-1. Segment 3 goes from X3 to 255.22 21 20IUT segment 2 startFor defined response the values shall satisfy: $019181716IUT segment 1 startFor defined response the values shall satisfy:019181716IUT segment 1 startWidth control bit coding W0W3:0fs(X3) to 0fs2557874W2V2UUT width select from0fs(X2) to 0fs(X3-1)Width control bit coding W0W3:%00:MSLUT entry 0, 1 select: -1, +0%01:MSLUT entry 0, 1 select: +0, +1%10:MSLUT entry 0, 1 select: +1, +2$				and X3.
25Segment 1 goes from X1 to X2-1. Segment 2 goes from X2 to X3-1.23X2LUT segment 2 start2221Segment 3 goes from X3 to 255.20 V V 19 V V 18 V V 17 V V 16 V V 17 V V 16 V 17 V 18 V 19 V 19 V 10 V 9 V 8 V 7 V 10 O 9 V 8 V 7 V 10 O 9 V 10 O 9 V 11 V 10 O 9 V 11 V 10 O 11 V 10 O 9 V 11 V 10 V 10 V 11 V 11 V 12 V 13 V 14 V 15 V 15 V 16 V 17 V 17 V 18 V 19 V 10 V				
24Segment 2 goes from X2 to X3-1.23X2LUT segment 2 start21LUT segment 2 startSegment 3 goes from X3 to 255.20Segment 3 goes from X3 to 255.20Segment 2 start19Segment 2 goes from X3 to 255.19Segment 2 goes from X3 to 255.19Segment 2 goes from X3 to 255.10Segment 2 goes from X3 to 255.11Segment 2 goes from X3 to 255.14Segment 2 goes from X3 to 255.15X116LUT segment 1 start14Segment 1 start11Segment 2 goes from Segment 1 start11Segment 1 start10Segment 2 goes from Segment 1 start11Segment 2 goes from Segment 1 start11Segment 2 goes from Segment 1 start12Segment 1 start13Segment 1 start14Segment 2 goes from Segment 1 start15M316Segment 1 start17Segment 2 goes from Segment 1 start18Segment 1 start19Segment 2 goes from Segment 1 start10Segment 2 goes from Segment 1 start11Segment 2 goes from Segment 2				
23X2LUT segment 2 startSegment 3 goes from X3 to 255.21212020201918171615X1LUT segment 1 start14121110987W3LUT width select from ofs(X3) to ofs255Width control bit coding W0W3: %00:MSLUT entry 0, 1 select: -1, +0 %01:5W2LUT width select from ofs(X2) to ofs(X3-1)-MSLUT entry 0, 1 select: +0, +1 %10:4				
22 21 20 For defined response the values shall satisfy: $019181716151512LUT segment 1 start141312111098W374UT width select fromofs(X3) to ofs255Width control bit coding W0W3:%00:MSLUT entry 0, 1 select: -1, +0%01:MSLUT entry 0, 1 select: +0, +1%10:MSLUT entry 0, 1 select: +1, +2$				
21 20 19 18 17 16For defined response the values shall satisfy: $01716151716X1LUT segment 1 start141312111098LUT width select fromofs(X3) to ofs25555W2W2LUT width select fromofs(X2) to ofs(X3-1)Width control bit coding W0W3:\%00:MSLUT entry 0, 1 select: -1, +0\%01:MSLUT entry 0, 1 select: +0, +1\%10:MSLUT entry 0, 1 select: +1, +2$		X2	LUT segment 2 start	Segment 3 goes from X3 to 255.
$\begin{array}{c cccc} & & & & & \\ \hline 20 \\ \hline 19 \\ \hline 18 \\ \hline 17 \\ \hline 16 \\ \hline 15 \\ 17 \\ \hline 16 \\ \hline 15 \\ 17 \\ \hline 16 \\ \hline 15 \\ 14 \\ \hline 13 \\ 12 \\ \hline 11 \\ 10 \\ 9 \\ 8 \\ \hline 7 \\ 8 \\ \hline 8 \\ \hline 7 \\ 8 \\ 8 \\ \hline 8 \\ 8 \\ \hline 8 \\ 8 \\ \hline 8 \\ 8 \\$				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				
18171615X11413121110987W3LUT width select from ofs(X3) to ofs255%00:MSLUT entry 0, 1 select: -1, +0 %01:%01:MSLUT entry 0, 1 select: +0, +1 %10:4				0 <x1<x2<x3< td=""></x1<x2<x3<>
1716161515X1LUT segment 1 start141312111098 $0 = 0$ 7W3LUT width select from ofs(X3) to ofs255Width control bit coding W0W3: %00:6 $0 = 0$ 7W2LUT width select from ofs(X2) to ofs(X3-1)Width control bit coding W0W3: %00:9%01:MSLUT entry 0, 1 select: -1, +0 %01:9%01:MSLUT entry 0, 1 select: +0, +1 %10:9%10:MSLUT entry 0, 1 select: +1, +2				
16 LUT segment 1 start 14 13 12 11 10 9 8 7 7 W3 6 ofs(X3) to ofs255 %00: MSLUT entry 0, 1 select: -1, +0 %01: MSLUT entry 0, 1 select: +0, +1 4 ofs(X2) to ofs(X3-1) %10:				
15 X1 LUT segment 1 start 14 13 12 11 10 9 8				
14 13 12 11 10 9 8 7 W3 LUT width select from ofs(X3) to ofs255 %00: MSLUT entry 0, 1 select: -1, +0 %01: MSLUT entry 0, 1 select: +0, +1 6 ofs(X2) to ofs(X3-1) %10: MSLUT entry 0, 1 select: +1, +2		14		
13 12 11 10 9 8 7 W3 6 ofs(X3) to ofs255 %00: MSLUT entry 0, 1 select: -1, +0 %01: MSLUT entry 0, 1 select: +0, +1 6 ofs(X2) to ofs(X3-1) %10: MSLUT entry 0, 1 select: +1, +2		XI	LUI segment 1 start	
12 11 10 9 8 7 W3 6 ofs(X3) to ofs255 %00: MSLUT entry 0, 1 select: -1, +0 %01: MSLUT entry 0, 1 select: +0, +1 6 ofs(X2) to ofs(X3-1) %10: MSLUT entry 0, 1 select: +1, +2				
11 10 9 9 8 8 7 W3 LUT width select from ofs(X3) to ofs255 Width control bit coding W0W3: %00: MSLUT entry 0, 1 select: -1, +0 6 W2 LUT width select from ofs(X2) to ofs(X3-1) %01: MSLUT entry 0, 1 select: +0, +1 4 Nofs(X2) to ofs(X3-1) %10: MSLUT entry 0, 1 select: +1, +2				
10 9 8 7 W3 LUT width select from ofs(X3) to ofs255 Width control bit coding W0W3: %00: MSLUT entry 0, 1 select: -1, +0 6 9 %00: MSLUT entry 0, 1 select: -1, +0 5 W2 LUT width select from ofs(X2) to ofs(X3-1) %01: MSLUT entry 0, 1 select: +0, +1 4 9 %10: MSLUT entry 0, 1 select: +1, +2				
987W3LUT width select from ofs(X3) to ofs255Width control bit coding W0W3: %00:6%00:MSLUT entry 0, 1 select: -1, +0 %01:5W2LUT width select from ofs(X2) to ofs(X3-1)%01:4%01:MSLUT entry 0, 1 select: +0, +1 %10:				
8V3LUT width select from ofs(X3) to ofs255Width control bit coding W0W3: %00:Width control bit coding W0W3: %00:MSLUT entry 0, 1 select: -1, +05W2LUT width select from ofs(X2) to ofs(X3-1)%01:MSLUT entry 0, 1 select: +0, +14Nofs(X2) to ofs(X3-1)%10:MSLUT entry 0, 1 select: +1, +2				
7W3LUT width select from ofs(X3) to ofs255Width control bit coding W0W3: %00:Width control bit coding W0W3: %00:6ofs(X3) to ofs255%00:MSLUT entry 0, 1 select: -1, +05W2LUT width select from ofs(X2) to ofs(X3-1)%01:MSLUT entry 0, 1 select: +0, +14%10:MSLUT entry 0, 1 select: +1, +2				
6 ofs(X3) to ofs255 %00: MSLUT entry 0, 1 select: -1, +0 5 W2 LUT width select from ofs(X2) to ofs(X3-1) %01: MSLUT entry 0, 1 select: +0, +1 4 ofs(X2) to ofs(X3-1) %10: MSLUT entry 0, 1 select: +1, +2		W/3	LUT width select from	Width control hit coding WO W3:
5 W2 LUT width select from ofs(X2) to ofs(X3-1) %01: MSLUT entry 0, 1 select: +0, +1 %10: MSLUT entry 0, 1 select: +1, +2		~~		-
4 ofs(X2) to ofs(X3-1) %10: MSLUT entry 0, 1 select: +1, +2		W/2		· · · · · · · · · · · · · · · · · · ·
				,
3 W1 LUT width select from %11: MSLUT entry 0, 1 select: +2, +3		W1		%11: MSLUT entry 0, 1 select: +2, +3
2 ofs(X1) to ofs(X2-1)				
1 W0 LUT width select from		WO	•	
0 ofs00 to ofs(X1-1)				

6.4.2 CHOPCONF – Chopper Configuration

0x6C, 0x7C: CHOPCONF – CHOPPER CONFIGURATION						
Bit	Name	Function	Comment			
31	-	reserved	set to 0			
30	diss2g	short to GND protection disable	0: Short to GND protection is on 1: Short to GND protection is disabled			
29	-	reserved	set to 0			
28	-	reserved	set to 0			
27	-	reserved	set to 0			
26	-	reserved	set to 0			
25	-	reserved	set to 0			
24	-	reserved	set to 0			
23	sync3	SYNC PWM synchronization	This register allows synchronization of the chopper for both phases of a two phase motor in order to avoid the occurrence of a beat, especially at low motor velocities. It is automatically switched off above VHIGH.			
22	sync2	PWM synchronization clock				
21	sync1					
20	sync0		%0000: Chopper sync function chopSync off %0001 %1111: Synchronization with $f_{SYNC} = f_{CLK}/(sync*64)$ Hint: Set TOFF to a low value, so that the chopper cycle is ended, before the next sync clock pulse occurs. Set for the double desired chopper frequency for chm=0, for the desired base chopper frequency for chm=1.			
19	vhighchm	high velocity chopper mode	This bit enables switching to <i>chm</i> =1 and <i>fd</i> =0, when <i>VHIGH</i> is exceeded. This way, a higher velocity can be achieved. Can be combined with <i>vhighfs</i> =1. If set, the <i>TOFF</i> setting automatically becomes doubled during high velocity operation in order to avoid doubling of the chopper frequency.			
18	vhighfs	high velocity fullstep selection	This bit enables switching to fullstep, when VHIGH is exceeded. Switching takes place only at 45° position. The fullstep target current uses the current value from the microstep table at the 45° position.			
17	vsense	sense resistor voltage based current scaling	0: Low sensitivity, high sense resistor voltage 1: High sensitivity, low sense resistor voltage			
16	tbl1	TBL	%00 %11:			
15	tbl0	blank time select	Set comparator blank time to 16, 24, 36 or 54 clocks Hint: %10 is recommended for most applications			
14	chm	chopper mode	 O Standard mode (spreadCycle) 1 Constant off time with fast decay time. Fast decay time is also terminated when the negative nominal current is reached. Fast decay is after on time. 			
13	rndtf	random TOFF time	 0 Chopper off time is fixed as set by TOFF 1 Random mode, TOFF is random modulated by d_{NCLK}= -12 +3 clocks. 			
12	disfdcc	fast decay mode	chm=1: disfdcc=1 disables current comparator usage for termi- nation of the fast decay cycle			

11	fd3	TFD [3]	chm=1:		
	-		MSB of fast decay time setting TFD		
10	hend3	HEND	chm=0	%0000 %1111:	
9	hend2	hysteresis low value <i>OFFSET</i> sine wave offset		Hysteresis is -3, -2, -1, 0, 1,, 12 (1/512 of this setting adds to current setting)	
8	hend1			This is the hysteresis value which becomes used for the hysteresis chopper.	
7	hend0			used for the hysteresis chopper.	
			chm=1	%0000 %1111:	
				Offset is -3, -2, -1, 0, 1,, 12	
				This is the sine wave offset and 1/512 of the	
				value becomes added to the absolute value	
				of each sine wave entry.	
6	hstrt2	HSTRT hysteresis start value	chm=0	%000 %111:	
5	hstrt1			Add 1, 2,, 8 to hysteresis low value HEND	
4	hstrt0	added to <i>HEND</i>		(1/512 of this setting adds to current setting) Attention: Effective <i>HEND</i> + <i>HSTRT</i> ≤ 16.	
				Hint: Hysteresis decrement is done each 16 clocks	
		TFD [20] fast decay time setting	chm=1	Fast decay time setting (MSB: <i>fd3</i>): %0000 %1111:	
		abt deta, time betting		Fast decay time setting TFD with	
				NCLK= 32*HSTRT (%0000: slow decay only)	
3	toff3	TOFF off time Off time setting controls duration of slow decay pha		setting controls duration of slow decay phase	
2	toff2	and driver enable	NCLK= 12 + 32*TOFF		
	toff1	-		%0000: Driver disable, all bridges off	
1		4	%0001: 1 – use only with TBL ≥ 2 %0010 %1111: 2 15		
0	toff0				

0x6D, 0x7D: COOLCONF - SMART ENERGY CONTROL COOLSTEP AND STALLGUARD2 Bit Name Function Comment reserved set to 0 24 sfilt stallGuard2 filter 0 Standard mode, high time resolution for enable stallGuard2 Filtered mode, stallGuard2 signal updated for each 1 four fullsteps only to compensate for motor pole tolerances 23 reserved set to 0 stallGuard2 threshold This signed value controls stallGuard2 level for stall 22 sgt6 21 sgt5 value output and sets the optimum measurement range for 20 sgt4 readout. A lower value gives a higher sensitivity. Zero is the starting value working with most motors. 19 sqt3 18 -64 to +63: A higher value makes stallGuard2 less sgt2 sensitive and requires more torque to 17 sat1 indicate a stall. 16 sgt0 0: 1/2 of current setting (IRUN) 15 seimin minimum current for smart current control 1: 1/4 of current setting (IRUN) 14 sedn1 current down step %00: For each 32 stallGuard2 values decrease by one 13 sedn0 %01: For each 8 stallGuard2 values decrease by one speed %10: For each 2 stallGuard2 values decrease by one %11: For each stallGuard2 value decrease by one 12 set to 0 reserved stallGuard2 hysteresis If the stallGuard2 result is equal to or above 11 semax3 (SEMIN+SEMAX+1)*32, the value for smart current 10 semax2 motor current becomes 9 semax1 control decreased to save energy. %0000 ... %1111: 0 ... 15 8 semax0 7 reserved set to 0 -6 seup1 current up step width Current increment steps per measured stallGuard2 value 5 %00 ... %11: 1, 2, 4, 8 seup0 4 reserved set to 0 3 If the stallGuard2 result falls below SEMIN*32, the motor minimum stallGuard2 semin3 2 value for smart current current becomes increased to reduce motor load angle. semin2 control and %0000: smart current control coolStep off 1 semin1 %0001 ... %1111: 1 ... 15 0 semin0 smart current enable

6.4.3 COOLCONF – Smart Energy Control coolStep and stallGuard2

Г

6.4.4 DRV_STATUS - stallGuard2 Value and Driver Error Flags

0 x6F	0x6F, 0x7F: DRV_STATUS - STALLGUARD2 VALUE AND DRIVER ERROR FLAGS					
Bit	Name	Function	Comment			
31	stst	standstill indicator	This flag indicates motor stand still.			
30 29	olb ola	open load indicator phase B open load indicator	1: Open load detected on phase A or B Hint: This is just an informative flag. The driver takes no action upon it. False detection may occur in fast motion and standstill (back during clow motion, only			
20	2.1	phase A	standstill. Check during slow motion, only.			
28	s2gb	short to ground indicator phase B	1: Short to GND detected on phase A or B The driver becomes disabled. The flags stay active, until the			
27	s2ga	short to ground indicator phase A	driver is disabled by software or by the ENN input.			
26	otpw	overtemperature pre- warning flag	1: Overtemperature pre-warning threshold is exceeded. The overtemperature pre-warning flag is common for both drivers.			
25	ot	overtemperature flag	 Overtemperature limit has been reached. Drivers become disabled until <i>otpw</i> is also cleared due to cooling down of the IC. The overtemperature flag is common for both drivers. 			
24	stallGuard	stallGuard2 status	1: Motor stall detected (SG_RESULT=0)			
23 22 21	-	reserved	Ignore these bits			
20 19 18 17 16	CS ACTUAL	actual motor current / smart energy current	Actual current control scaling, for monitoring smart energy current scaling controlled via settings in register COOLCONF.			
15	fsactive	full step active indicator	1: Indicates that the driver has switched to fullstep as defined by chopper mode settings and velocity thresholds.			
14 13 12 11 10	-	reserved	Ignore these bits			
9 8 7 6 5 4 3 2 1 0	SG_ RESULT	stallGuard2 result respectively PWM on time for coil A in stand still for motor temperature detection	Mechanical load measurement: The stallGuard2 result gives a means to measure mechanical motor load. A higher value means lower mechanical load. A value of 0 signals highest load. With optimum <i>SGT</i> setting, this is an indicator for a motor stall. The stall detection compares <i>SG_RESULT</i> to 0 in order to detect a stall. <i>SG_RESULT</i> is used as a base for coolStep operation, by comparing it to a programmable upper and a lower limit. <i>SG_RESULT</i> is not applicable when dcStep is active – stallGuard2 works best with microstep operation. Temperature measurement: In standstill, no stallGuard2 result can be obtained. <i>SG_RESULT</i> shows the chopper on-time for motor coil A instead. If the motor is moved to a determined microstep position at a certain current setting, a comparison of the chopper on-time can help to get a rough estimation of motor temperature. As the motor heats up, its coil resistance rises and the chopper			

7 Current Setting

The internal 5V supply voltage available at the pin 5VOUT is used as a reference for the coil current regulation based on the sense resistor voltage measurement. The desired maximum motor current is set by selecting an appropriate value for the sense resistor. The sense resistor voltage range can be selected by the *vsense* bit in *CHOPCONF*. The low sensitivity setting (high sense resistor voltage, *vsense=*0) brings best and most robust current regulation, while high sensitivity (low sense resistor voltage, *vsense=*1) reduces power dissipation in the sense resistor. The high sensitivity setting reduces the power dissipation in the sense resistor by nearly half.

After choosing the *vsense* setting and selecting the sense resistor, the currents to both coils are scaled by the 5-bit current scale parameters (*IHOLD*, *IRUN*). The sense resistor value is chosen so that the maximum desired current (or slightly more) flows at the maximum current setting (*IRUN* = %11111).

Using the internal sine wave table, which has the amplitude of 248, the RMS motor current can be calculated by:

$$I_{RMS} = \frac{CS+1}{32} * \frac{V_{FS}}{R_{SENSE} + 20m\Omega} * \frac{1}{\sqrt{2}}$$

The momentary motor current is calculated by:

$$I_{MOT} = \frac{CUR_{A/B}}{248} * \frac{CS+1}{32} * \frac{V_{FS}}{R_{SENSE} + 20m\Omega}$$

CS is the current scale setting as set by the IHOLD and IRUN and coolStep.

 V_{FS} is the full scale voltage as determined by *vsense* control bit (please refer to electrical characteristics, V_{SRTL} and V_{SRTH}).

 $CUR_{A/B}$ is the actual value from the internal sine wave table.

Parameter	Description	Setting	Comment
IRUN	Current scale when motor is running. Scales coil current values as taken from the internal sine wave table. For high precision motor operation, work with a current scaling factor in the range 16 to 31, because scaling down the current values reduces the effective microstep resolution by making microsteps coarser. This setting also controls the maximum current value set by coolStep.	0 31	scaling factor 1/32, 2/32, 32/32
IHOLD	Identical to IRUN, but for motor in stand still.		
IHOLD DELAY	Allows smooth current reduction from run current to hold current. <i>IHOLDDELAY</i> controls the number of clock cycles for motor power down after <i>T_ZEROWAIT</i> in increments of 2^18 clocks: 0=instant power down, 115: Current reduction delay per current step in multiple of 2^18 clocks. <i>Example:</i> When using <i>IRUN</i> =31 and <i>IHOLD</i> =16, 15 current steps are required for hold current reduction. A <i>IHOLDDELAY</i> setting of 4 thus results in a power down time of 4*15*2^18 clock cycles,	-	instant <i>IHOLD</i> 1*2 ¹⁸ 15*2 ¹⁸ clocks per current decrement
	i.e. roughly one second at 16MHz.	•	0.221/
vsense	Allows control of the sense resistor voltage range		0.32 V
	for full scale current.	1	0.18V

7.1 Sense Resistors

Sense resistors should be carefully selected. The full motor current flows through the sense resistors. They also see the switching spikes from the MOSFET bridges. A low-inductance type such as film or composition resistors is required to prevent spikes causing ringing on the sense voltage inputs leading to unstable measurement results. A low-inductance, low-resistance PCB layout is essential. Any common GND path for the two sense resistors must be avoided, because this would lead to coupling between the two current sense signals. A massive ground plane is best. Please also refer to layout considerations in chapter 18.3.

The sense resistor needs to be able to conduct the peak motor coil current in motor standstill conditions, unless standby power is reduced. Under normal conditions, the sense resistor sees a bit less than the coil RMS current, because no current flows through the sense resistor during the slow decay phases.

The peak sense resistor power dissipation is:

$$P_{RSMAX} = I_{COIL}^2 * R_{SENSE}$$

For high current applications, power dissipation is halved by using the low *vsense* setting and using an adapted resistance value. Please be aware, that in this case any voltage drop in PCB traces has a larger influence on the result. A compact layout with massive ground plane is best to avoid parasitic resistance effects.

8 Chopper Operation

The currents through both motor coils are controlled using choppers. The choppers work independently of each other. In Figure 8.1 the different chopper phases are shown.




Figure 8.1 Chopper phases

Although the current could be regulated using only on phases and fast decay phases, insertion of the slow decay phase is important to reduce electrical losses and current ripple in the motor. The duration of the slow decay phase is specified in a control parameter and sets an upper limit on the chopper frequency. The current comparator can measure coil current during phases when the current flows through the sense resistor, but not during the slow decay phase, so the slow decay phase is terminated by a timer. The on phase is terminated by the comparator when the current through the coil reaches the target current. The fast decay phase may be terminated by either the comparator or another timer.

When the coil current is switched, spikes at the sense resistors occur due to charging and discharging parasitic capacitances. During this time, typically one or two microseconds, the current cannot be measured. Blanking is the time when the input to the comparator is masked to block these spikes.

There are two chopper modes available: a new high-performance chopper algorithm called spreadCycle and a proven constant off-time chopper mode. The constant off-time mode cycles through three phases: on, fast decay, and slow decay. The spreadCycle mode cycles through four phases: on, slow decay, fast decay, and a second slow decay.

The chopper frequency is an important parameter for a chopped motor driver. A too low frequency might generate audible noise. A higher frequency reduces current ripple in the motor, but with a too high frequency magnetic losses may rise. Also power dissipation in the driver rises with increasing frequency due to the increased influence of switching slopes causing dynamic dissipation. Therefore, a compromise needs to be found. Most motors are optimally working in a frequency range of 20 kHz to 40 kHz. The chopper frequency is influenced by a number of parameter settings as well as by the motor inductivity and supply voltage.

A chopper frequency in the range of 20 kHz to 40 kHz gives a good result for most motors. A higher frequency leads to increased switching losses. It is advised to check the resulting frequency and to work below 50 kHz.

Parameter	Description	Setting	Comment
TOFF	Sets the slow decay time (off time). This setting also	0	chopper off
	limits the maximum chopper frequency. Setting this parameter to zero completely disables all driver transistors and the motor can free-wheel.	115	off time setting N _{CLK} = 12 + 32* <i>TOFF</i> (1 will work with minimum blank time of 24 clocks)
TBL	Selects the comparator <i>blank time</i> . This time needs to safely cover the switching event and the duration of the ringing on the sense resistor. For most applications, a setting of 1 or 2 is good. For highly capacitive loads, e.g. when filter networks are used, a setting of 2 or 3 will be required.		16 t _{CLK}
		1	24 t _{CLK}
		2	36 t _{CLK}
		3	54 t _{CLK}
chm	Selection of the chopper mode	0	spreadCycle
		1	classic const. off time

Three parameters are used for controlling both chopper modes:

8.1 spreadCycle 2-Phase Motor Chopper

The spreadCycle (pat. fil.) chopper algorithm is a precise and simple to use chopper mode which automatically determines the optimum length for the fast-decay phase. Several parameters are available to optimize the chopper to the application.

Each chopper cycle is comprised of an on phase, a slow decay phase, a fast decay phase and a second slow decay phase (see Figure 8.2). The slow decay phases limit the maximum chopper frequency and are important for low motor and driver power dissipation. The hysteresis start setting limits the chopper frequency by forcing the driver to introduce a minimum amount of current ripple into the motor coils. The motor inductance limits the ability of the chopper to follow a changing motor current. The duration of the on phase and the fast decay phase must be longer than the blanking time, because the current comparator is disabled during blanking. This requirement is satisfied by choosing a positive value for the hysteresis as can be estimated by the following calculation:

$$dI_{COILBLANK} = V_M * \frac{t_{BLANK}}{L_{COIL}}$$
$$dI_{COILSD} = R_{COIL} * I_{COIL} * \frac{2 * t_{SD}}{L_{COIL}}$$

Where:

 $dI_{COILBLANK}$ is the coil current change during the blanking time dI_{COILBL} is the coil current change during the slow decay time

 t_{SD} is the slow decay time

 t_{BLANK} is the blank time (as set by TBL),

 V_{M} is the motor supply voltage,

 I_{COIL} is the peak motor coil current at the maximum motor current setting CS,

 R_{COIL} and L_{COIL} are motor coil inductivity and motor coil resistance.

With this, a lower limit for the start hysteresis setting can be determined:

$$Hysteresis \ Start \geq (dI_{COILBLANK} + dI_{COILSD}) * \frac{2 * 248}{I_{COIL}} * \frac{CS + 1}{32}$$

Example:

For a 42mm stepper motor with 7.5 mH, 4.5 Ω phase and 1A RMS current at *IRUN*=31, i.e. 1.41A peak current, at 24V with a blank time of 1.5 μ s:

$$dI_{COILBLANK} = 24 V * \frac{2 \,\mu s}{7.5 \,mH} = 6.4 \,mA$$

$$dI_{COILSD} = 4.5 \ \Omega * 1.41 \ A * \frac{2 * 5 \ \mu s}{7.5 \ mH} = 8.5 \ mA$$

With this, the minimum hysteresis start setting is 5.2. A value in the range 6 to 10 can be used.

An Excel calculation spreadsheet is provided for the ease of use.

As experiments show, the setting is quite independent of the motor, because higher current motors typically also have a lower coil resistance. Choosing a medium default value for the hysteresis (for example, effective *HSTART+HEND=*10) normally fits most applications. The setting can be optimized by experimenting with the motor: A too low setting will result in reduced microstep accuracy, while a too high setting will lead to more chopper noise and motor power dissipation. When measuring the sense resistor voltage in motor standstill at a medium coil current with an oscilloscope, a too low setting shows a fast decay phase not longer than the blanking time. When the fast decay time

becomes slightly longer than the blanking time, the setting is optimum. You can reduce the off-time setting, if this is hard to reach.

The hysteresis principle could in some cases lead to the chopper frequency becoming too low, e.g. when the coil resistance is high when compared to the supply voltage. This is avoided by splitting the hysteresis setting into a start setting (*HSTRT+HEND*) and an end setting (*HEND*). An automatic hysteresis decrementer (HDEC) interpolates between both settings, by decrementing the hysteresis value stepwise each 16 system clocks. At the beginning of each chopper cycle, the hysteresis begins with a value which is the sum of the start and the end values (*HSTRT+HEND*), and decrements during the cycle, until either the chopper cycle ends or the hysteresis end value (*HEND*) is reached. This way, the chopper frequency is stabilized at high amplitudes and low supply voltage situations, if the frequency gets too low. This avoids the frequency reaching the audible range.




Figure 8.2 spreadCycle chopper scheme showing coil current during a chopper cycle

Two parameters control spreadCycle mode:

Parameter	Description	Setting	Comment
HSTRT	, ,		HSTRT=18
	from the hysteresis end value <i>HEND</i> .		This value adds to HEND.
HEND	Hysteresis end setting. Sets the hysteresis end value after a number of decrements. The sum HSTRT+HEND must be ≤16. At a current setting of max. 30 (amplitude reduced to 240), the sum is not limited.		-31: negative HEND
			0: zero HEND
		415	112: positive HEND

Example:

In the example above a hysteresis start of 7 has been chosen. You might decide to not use hysteresis decrement. In this case set:

HEND=10	(sets an effective end value of 7)
HSTRT=0	(sets minimum hysteresis)

In order to take advantage of the variable hysteresis, we can set hysteresis end to about half of the start value, e.g. 4. The resulting configuration register values are as follows:

HEND=7	(sets an effective end value of 4)
HSTRT=2	(sets an effective start value of hysteresis end +3)

8.2 Classic 2-Phase Motor Constant Off Time Chopper

The classic constant off-time chopper uses a fixed-time fast decay following each on phase. While the duration of the on phase is determined by the chopper comparator, the fast decay time needs to be long enough for the driver to follow the falling slope of the sine wave, but it should not be so long that it causes excess motor current ripple and power dissipation. This can be tuned using an oscilloscope or evaluating motor smoothness at different velocities. A good starting value is a fast decay time setting similar to the slow decay time setting.





Figure 8.3 Classic const. off time chopper with offset showing coil current

After tuning the fast decay time, the offset should be tuned for a smooth zero crossing. This is necessary because the fast decay phase makes the absolute value of the motor current lower than the target current (see Figure 8.4). If the zero offset is too low, the motor stands still for a short moment during current zero crossing. If it is set too high, it makes a larger microstep. Typically, a positive offset setting is required for smoothest operation.



Coil current does not have optimum shape

Target current corrected for optimum shape of coil current

Figure 8.4 Zero crossing with classic chopper and correction using sine wave offset

Three parameters control constant off-time mode:

Parameter	Description	Setting	Comment
TFD	Fast decay time setting. With CHM=1, these bits		slow decay only
(fd3 & HSTRT)			duration of fast decay phase
OFFSET	<i>Sine wave offset.</i> With CHM=1, these bits control the sine wave offset. A positive offset corrects for zero crossing error.		negative offset: -31
(HEND)		3	no offset: 0
		415	positive offset 112
disfdcc	Selects usage of the <i>current comparator</i> for termination of the <i>fast decay</i> cycle. If current comparator is enabled, it terminates the fast decay cycle in case the current reaches a higher negative value than the actual positive value.		enable comparator termination of fast decay cycle
		1	end by time only

8.3 Random Off Time

In the constant off-time chopper mode, both coil choppers run freely without synchronization. The frequency of each chopper mainly depends on the coil current and the motor coil inductance. The inductance varies with the microstep position. With some motors, a slightly audible beat can occur between the chopper frequencies when they are close together. This typically occurs at a few microstep positions within each quarter wave. This effect is usually not audible when compared to mechanical noise generated by ball bearings, etc. Another factor which can cause a similar effect is a poor layout of the sense resistor GND connections.

A common factor, which can cause motor noise, is a bad PCB layout causing coupling of both sense resistor voltages (please refer layouts hint in chapter 18.3).

To minimize the effect of a beat between both chopper frequencies, an internal random generator is provided. It modulates the slow decay time setting when switched on by the *rndtf* bit. The *rndtf* feature further spreads the chopper spectrum, reducing electromagnetic emission on single frequencies.

Parameter	Description	Setting	Comment
rndtf	This bit switches on a <i>random off time</i> generator,		disable
	which slightly modulates the off time <i>TOFF</i> using a random polynomial.	1	random modulation enable

8.4 chopSync2 for Quiet Motors

While a frequency adaptive chopper like spreadCycle provides excellent high velocity operation, in some applications, a constant frequency chopper is preferred rather than a frequency adaptive chopper. This may be due to chopper noise in motor standstill, or due to electro-magnetic emission. chopSync provides a means to synchronize the choppers for both coils with a common clock, by extending the off time of the coils. It integrates with both chopper principles. However, a careful set up of the chopper is necessary, because chopSync2 can just increment the off times, but not reduce the duration of the chopper cycles themselves. Therefore, it is necessary to test successful operation best with an oscilloscope. Set up the chopper as detailed above, but take care to have chopper frequency higher than the chopSync2 frequency. As high motor velocities take advantage of the normal, adaptive chopper style, chopSync2 becomes automatically switched off using the *VHIGH* velocity limit programmed within the motion controller.

A suitable chopSync2 SYNC value can be calculated as follows:

 $SYNC = \left\lfloor \frac{f_{CLK}}{64 * f_{SYNC}} \right\rfloor$

Example:

The motor is operated in spreadCycle mode (*chm*=0). The minimum chopper frequency for standstill and slow motion (up to *VHIGH*) has been determined to be 25 kHz under worst case operation conditions (hot motor, low supply voltage). The standstill noise needs to be minimized by using chopSync. The IC uses an external 16 MHz clock.

Considering the chopper mode 0, *SYNC* has to be set for the closest value resulting in or below the double frequency, e.g. 50 kHz. Using above formula, a value of 5 results exactly and can be used. Trying a value of 6, a frequency of 41.7 kHz results, which still gives an effective chopper frequency of slightly above 20 kHz, and thus would also be a valid solution. A value of 7 might still be good, but could already give high frequency noise.

In chopper mode 1, SYNC could be set to any value between 10 and 13 to be within the chopper frequency range of 19.8 kHz to 25 kHz.

Parameter	Description	Setting	Comment
SYNC	This register allows synchronization of the chopper for both phases of a two phase motor in order to avoid the occurrence of a beat, especially at low motor velocities. It is automatically switched off above VHIGH.		chopSync off
		115	f _{CLK} /64
			 f _{CLK} /(15*64)
	<i>Hint:</i> Set <i>TOFF</i> to a low value, so that the chopper cycle is ended, before the next sync clock pulse occurs. Set <i>SYNC</i> for the double desired chopper frequency for <i>chm</i> =0, for the desired base chopper frequency for <i>chm</i> =1.		

9 Driver Diagnostic Flags

The TMC5062 drivers supply a complete set of diagnostic and protection capabilities, like short to GND protection and undervoltage detection. A detection of an open load condition allows testing if a motor coil connection is interrupted. See the *DRV_STATUS* table for details.

9.1 Temperature Measurement

The TMC5062 integrates a two level temperature sensor (120°C prewarning and 150°C thermal shutdown) for diagnostics and for protection of the IC against excess heat. The heat is mainly generated by the voltage regulator and the motor driver stages. The central temperature detector can detect heat accumulation on the chip, i.e. due to missing convection cooling or rising environment temperature. It cannot detect overheating of the power transistors in all cases, e.g. with bad PCB layout, because heat transfer between power transistors and temperature sensor depends on the PCB layout and environmental conditions. Most critical situations, where the driver MOSFETs could be overheated, are avoided when enabling the short to GND protection. For many applications, the overtemperature prewarning will indicate an abnormal operation situation and can be used to initiate user warning or power reduction measures like motor current reduction. If continuous operation in hot environments is necessary, a more precise processor based temperature measurement should be used to realize application specific overtemperature detection. The thermal shutdown is just an emergency measure and temperature rising to the shutdown level should be prevented by design.

After triggering the overtemperature sensor (ot flag), the driver remains switched off until the system temperature falls below the prewarning level (otpw) to avoid continuous heating to the shut down level.

9.2 Short to GND Protection

The TMC5062 power stages are protected against a short circuit condition by an additional measurement of the current flowing through the highside MOSFETs. This is important, as most short circuit conditions result from a motor cable insulation defect, e.g. when touching the conducting parts connected to the system ground. The short detection is protected against spurious triggering, e.g. by ESD discharges, by retrying three times before switching off the motor.

Once a short condition is safely detected, the corresponding driver bridge becomes switched off, and the *s2ga* or *s2gb* flag becomes set. In order to restart the motor, the user must intervene by disabling and re-enabling the driver. It should be noted, that the short to GND protection cannot protect the system and the power stages for all possible short events, as a short event is rather undefined and a complex network of external components may be involved. Therefore, short circuits should basically be avoided.

9.3 Open Load Diagnostics

Interrupted cables are a common cause for systems failing, e.g. when connectors are not firmly plugged. The TMC5062 detects open load conditions by checking, if it can reach the desired motor coil current. This way, also undervoltage conditions, high motor velocity settings or short and overtemperature conditions may cause triggering of the open load flag, and inform the user, that motor torque may suffer. In motor stand still, open load cannot be measured, as the coils might eventually have zero current.

In order to safely detect an interrupted coil connection, read out the open load flags at low or nominal motor velocity operation, only. However, the *ola* and *olb* flags have just informative character and do not cause any action of the driver.

10 Ramp Generator

The TMC5062 integrates a new type of ramp generator, which offers faster machine operation compared to the classical linear acceleration ramps. The sixPoint ramp generator allows adapting the acceleration ramps to the torque curves of a stepper motor and uses two different acceleration settings each for the acceleration phase and for the deceleration phase. See Figure 10.2.

10.1 Real World Unit Conversion

The TMC5062 uses its internal or external clock signal as a time reference for all internal operations. Thus, all time, velocity and acceleration settings are referenced to f_{CLK} . For best stability and reproducibility, it is recommended to use an external quartz oscillator as a time base, or to provide a clock signal from a microcontroller.

PARAMETER VS. UNITS					
Parameter / Symbol Unit		calculation / description / comment			
f _{ctk} [Hz] [Hz] clock frequence		clock frequency of the TMC5062 in [Hz]			
S	[s]	second			
US	µstep				
FS	fullstep				
µstep velocity v[Hz]	µsteps / s	v[Hz] = v[5062] * (f _{CLK} [Hz]/2 / 2^23)			
µstep acceleration a[Hz/s]	µsteps / s^2	a[Hz/s] = a[5062] * f _{CLK} [Hz] ² / (512*256) / 2 ² 4			
USC microstep count	counts	microstep resolution in number of microsteps (i.e. the number of microsteps between two fullsteps – normally 256)			
rotations per second v[rps]	rotations / s	v[rps] = v[µsteps/s] / USC / FSC FSC: motor fullsteps per rotation, e.g. 200			
rps acceleration a[rps/s^2]	rotations / s^2	a[rps/s^2] = a[µsteps/s^2] / USC / FSC			
ramp steps[µsteps] = rs	µsteps	rs = (v[5062])^2 / a[5062] / 2^8 microsteps during linear acceleration ramp (assuming acceleration from 0 to v)			

The units of a TMC5062 register content are written as register[5062].

10.2 Ramp Generator Functionality

For the ramp generator register set, please refer to the chapter 6.2.

10.2.1 Ramp Mode

The ramp generator delivers two phase acceleration and two phase deceleration ramps with additional programmable start and stop velocities (see Figure 10.1).

Note!

The start velocity can be set to zero, if not used.

The stop velocity can be set to one, if not used.

Take care to always set *VSTOP* identical to or above *VSTART*. This ensures that even a short motion can be terminated successfully at the target position.

The two different sets of acceleration and deceleration can be combined freely. A common transition speed V1 allows for velocity dependent switching between both acceleration and deceleration settings. A typical use case will use lower acceleration and deceleration values at higher velocities, as the motors torque declines at higher velocity. When considering friction in the system, it becomes clear, that typically deceleration of the system is quicker than acceleration. Thus, deceleration values can be higher in many applications. This way, operation speed of the motor in time critical applications can be maximized.

As target positions and ramp parameters may be changed any time during the motion, the motion controller will always use the optimum (fastest) way to reach the target, while sticking to the constraints set by the user. This way it might happen, that the motion becomes automatically stopped, crosses zero and drives back again. This case is flagged by the special flag *second_move*.

10.2.2 Start and Stop Velocity

When using increased levels of start- and stop velocity, it becomes clear, that a subsequent move into the opposite direction would provide a jerk identical to *VSTART+VSTOP*, rather than only *VSTART*. As the motor probably is not able to follow this, you can set a time delay for a subsequent move by setting *TZEROWAIT*. An active delay time is flagged by the flag *t_zerowait_active*. Once the target position is reached, the flag *pos_reached* becomes active.




Figure 10.1 Ramp generator velocity trace showing consequent move in negative direction




Figure 10.2 Illustration of optimized motor torque usage with TMC5062 ramp generator

10.2.3 Velocity Mode

For the ease of use, velocity mode movements do not use the different acceleration and deceleration settings. You need to set *VMAX* and *AMAX* only for velocity mode. The ramp generator always uses *AMAX* to accelerate or decelerate to *VMAX* in this mode.

In order to decelerate the motor to stand still, it is sufficient to set *VMAX* to zero. The flag *vzero* signals standstill of the motor. The flag *velocity_reached* always signals, that the target velocity has been reached.

Please see chapter 10.5 for a known restriction of the velocity mode.

10.3 Velocity Thresholds

The ramp generator provides a number of velocity thresholds coupled to the actual velocity VACTUAL. The different ranges allow programming the motor to the optimum step mode, coil current and acceleration settings.




Figure 10.3 Ramp generator velocity dependent motor control

Since it is not necessary to differentiate the velocity to the last detail, the velocity thresholds use a reduced number of bits for comparison and the lower eight bits of the compare values become ignored.

10.4 Reference Switches

Prior to normal operation of the drive an absolute reference position must be set. The reference position can be found using a mechanical stop which can be detected by stall detection, or by a reference switch.

In case of a linear drive, the mechanical motion range must not be left. This can be ensured by enabling the stop switch functions for the left and the right reference switch. Therefore, the ramp generator responds to a number of stop events as configured in the *SW_MODE* register. There are two ways to stop the motor:

- it can be stopped abruptly, when a switch is hit. This is useful in an emergency case.
- Or the motor can be softly decelerated to zero using deceleration settings.

Note:

Latching of the ramp position XACTUAL to the holding register XLATCH upon a switch event gives a precise snapshot of the position of the reference switch.




Figure 10.4 Using reference switches (example)

Normally open or normally closed switches can be used by programming the switch polarity or selecting the pull-up or pull-down resistor configuration. A normally closed switch is failsafe with respect to an interrupt of the switch connection. Switches which can be used are:

- mechanical switches,
- photo interrupters, or
- hall sensors.

Be careful to select resistors matching your switch requirements!

In case of long cables additional RC filtering might be required near the TMC5062 reference inputs. Adding an RC filter will also reduce the danger of destroying the logic level inputs by wiring faults, but it will add a certain delay which should be considered with respect to the application.

IMPLEMENTING A HOMING PROCEDURE

- Make sure, that the switch is not pressed.
- Activate position latching upon the desired switch event and activate motor (soft) stop upon active switch.
- Start a motion ramp into the direction of the switch. (Move to a more negative position for a left switch, to a more positive position for a right switch). You may timeout this motion by using a position ramping command.
- As soon as the switch is hit, the position becomes latched and the motor is stopped. Wait until the motor is in standstill again.
- Switch the ramp generator to hold mode and calculate the difference between the latched position and the actual position.
- Write the calculated difference into the actual position register. Now, the homing is finished. A move to position 0 will bring back the motor exactly to the switching point.

10.5 Restrictions of Ramp Generator (Errata)

When the TMC5062 becomes stopped in velocity mode, there is an irregularity of the position counter failing and counting continuously with clock frequency until the next move is commanded.

Failure condition:

- 1. Motor is moving in velocity mode
- 2. Master sets *VMAX*=0 to stop the motion
- 3. Upon reaching of *VACTUAL*=0, the position counter may start counting with clock frequency (The deterministically probability for this behavior occurring is about 1/16 Million.)

In this situation the motor is correctly in standstill and also the ramp state reports the motor to be stopped. When starting the motor again, the position counter continues from the new (wrong) position. This behavior leads to a loss of the synchronization between the position counter and the motor position.

Background:

The restriction is caused by a failure state, which involves the state of the internal velocity pulse generator and the actual point of time, when the velocity becomes zero. When the velocity *VACTUAL* becomes decreased from one to zero with the 24 bit ramp generator register in a certain state, the *XACTUAL* position counter gets to a state where it counts up despite the velocity now being zero. This can occur in velocity mode only, because in this mode the internal change of the velocity register is not coupled to an advance in the actual position. The statistical probability for the occurrence of the failure is given by the combination of 2^24 (i.e. 16M) possible states of the accumulation register, with one of the states leading to a fail. If the one state of the accumulation register, which leads to an overflow of the register in case of an accumulation of the last velocity value (1) before reaching zero occurs at exactly the same moment where the velocity actually goes to zero, the *XACTUAL* counter gets caught in an endless loop.

10.5.1 Velocity Mode Workaround

There are two alternatives for a workaround. The first workaround is recommended for most applications which require the use of velocity mode. Therefore the application software must allow polling a register on a deterministic, regular time interval. The second workaround has less real time relevance, as it just requires a read-modify-write instruction to execute within limited time.

First Software Workaround for Applications Using Velocity Mode Intensively

The velocity mode can be used, but in order to stop the motor, do not directly set VMAX=0.

Workaround for stopping the motor:

- 1. Set *VMAX* to a low velocity, in the range 1 to 2000 (e.g. 100). Even if *VMAX* has been lower before, this ensures a quick termination of the stop procedure. Exit the stop procedure, in case *VMAX* already had been set to 0 before (motor is stopped).
- 2. Check the *velocity_reached* flag to become active. Alternatively, check if the absolute value of *VACTUAL* is at or below the value selected for step 1.
- Poll XACTUAL until a new step has been executed (i.e. XACTUAL has changed) (with VMAX=100 this will need at maximum about 10ms, with VMAX=1000, about 1ms) (*)
- 4. Set *AMAX* to 65535 (0xFFF) and set *VMAX* to zero to finally stop the motor. This will stop the motor within a few microseconds.
- 5. Wait until the motor is actually stopped (*vzero* flag active) before starting a new motion. Remember to set *AMAX* back to the original value before starting the next motion.

Step (3.) and (4.) are time critical:

Make sure that the delay between detection of the step execution by reading *XACTUAL* and setting *VMAX*=0 is significantly lower than the time between each two steps. No additional step shall be executed between (3.) and (4.). For example, when *XACTUAL* can be checked once each 5ms, use a

step frequency of max. 100Hz (10ms) for VMAX in step (1.). You can test the procedure by checking that no further position change has been executed until step 5.

Do not switch between *RAMPMODE* 1 and 2 (velocity in positive direction and velocity in negative direction), without stopping the motion as described above before changing the direction.

Second Software Workaround Avoiding Velocity Mode

Operate the device in positioning mode instead of velocity mode.

Use a target position far away to simulate a velocity mode movement, e.g. *XTARGET:=XACTUAL*+2^30 to yield a positive motion direction, or *XTARGET:=XACTUAL*-2^30 for a negative direction. A smaller increment down to the span of the deceleration ramp also can be used, depending on how often the procedure is called. The target position this way can be increased in regular intervals in order to have an infinite running (even longer than the 32 bit position range).

In order to stop the motor, cease incrementing *XTARGET*. The motor will continue turning and decelerate in time to stop as commanded by the last increment.

In order to stop the motor at the next possible position:

- Set VMAX to a low velocity, in the range of minimum equal to VSTOP or up to about 1000 (e.g. 100). Depending on the speed of execution of step 4 (mostly limited by communication between MCU and TMC), higher values can be chosen to speed up the motor stop process.
- 2. Check the *velocity_reached* flag to become active. In case the *target_reached* flag becomes active, exit the procedure as the motion has finished normally.
- 3. Read out *XACTUAL*. For a motion in positive direction, increase it by 2 (or more, e.g. 10 or 100, if desired), and write it to *XTARGET*, for a motion in negative direction, decrease it accordingly. Increase *VSTOP* to the same value which was selected for *VMAX* in step 1. This will stop the motor within two steps (or 10, or 100) of the write access to *XTARGET*. (with *VMAX*=100 this will need at maximum about 10-20ms, with *VMAX*=1000, about 1-2ms)
- 4. Wait until the motor is actually stopped (*vzero* flag active) before starting a new motion. Remember to set *VSTOP* and *VMAX* back to the original values before starting the next positioning move.

The read-modify-write access in step (3.) is time critical: Make sure that the delay between reading *XACTUAL* and writing to *XTARGET* and *VSTOP* is significantly lower than the time required doing the remaining 2 steps (or more, as decided for the increment in step (3.)). Otherwise the motor might reverse before stopping). With *VSTOP*=10, the remaining motion ramp will need about 200ms (*), with *VSTOP*=100 it will need about 20ms.

(*) The time delays given relate to a clock frequency of about 16MHz. At 12MHz they are 25% longer.

Optional Detection and Correction

This option risks the occurrence of the error and detects and corrects it. The irregularity of the position counter can easily be detected by reading the counter twice whenever the motor is brought to standstill (VZERO flag set). In case, two subsequent read accesses of *XACTUAL* show a different result during standstill, the position is lost. Trigger a new homing sequence.

This solution will work well for applications with a low sequence of motion tasks, which allow doing a new homing sequence. In case only one critical motion command per minute is issued, the mean time to failure and automatic correction will be > 10 years.

10.5.2 TZEROWAIT and VSTART Restriction

This restriction applies in case that positioning mode is used with alternation of target-positions onthe-fly, i.e. when a reversal of the motion direction can occur due to a change of the target position, while the motor is moving.

In this case, set TZEROWAIT=0. Set VSTART to minimum 1 (or to a higher value).

Hint: Take care, that *VSTOP* is always required to be higher than *VSTART*, i.e. *VSTOP* must be minimum 2.

10.5.3 Stop Switch Handling Restriction

In case a stop switch is used for homing in conjunction with the automatic motor stop (*stop_l_enable=1* or *stop_r_enable=1*), a soft stop shall be used (set *en_softstop=1*). Set the deceleration parameters to the desired value.


Hint: In any case, a homing requires use of the soft stop, as a hard stop might lead to motor step loss. When reaching the reference switch, use the automatic position latch register in order to have an exact reference of where the stop switch became active.


Use hard stop only for emergency stop. After a hard stop, initiate a new homing sequence, because position might be lost.

Hint: There is no restriction of using a hard stop in conjunction with stallGuard2 (*sg_stop=1*). Hard stop should be used with stallGuard in any case, as a stall event means, that the motor is forced into stop.

11 stallGuard2 Load Measurement

stallGuard2 provides an accurate measurement of the load on the motor. It can be used for stall detection as well as other uses at loads below those which stall the motor, such as coolStep load-adaptive current reduction. The stallGuard2 measurement value changes linearly over a wide range of load, velocity, and current settings, as shown in Figure 11.1. At maximum motor load, the value goes to zero or near to zero. This corresponds to a load angle of 90° between the magnetic field of the coils and magnets in the rotor. This also is the most energy-efficient point of operation for the motor.





Parameter	Description	Setting	Comment
SGT	This signed value controls the stallGuard2	0	indifferent value
	threshold level for stall detection and sets the	+1 +63	less sensitivity
	optimum measurement range for readout. A lower value gives a higher sensitivity. Zero is the starting value working with most motors. A higher value makes stallGuard2 less sensitive and requires more torque to indicate a stall.		higher sensitivity
sfilt	Enables the stallGuard2 filter for more precision of		standard mode
	the measurement. If set, reduces the measurement frequency to one measurement per electrical period of the motor (4 fullsteps).	1	filtered mode
Status word	Description	Range	Comment
SG	This is the <i>stallGuard2 result</i> . A higher reading indicates less mechanical load. A lower reading indicates a higher load and thus a higher load angle. Tune the <i>SGT</i> setting to show a <i>SG</i> reading of roughly 0 to 100 at maximum load before motor stall.		0: highest load low value: high load high value: less load

In order to use stallGuard2 and coolStep, the stallGuard2 sensitivity should first be tuned using the SGT setting!

11.1Tuning the stallGuard2 Threshold SGT

The stallGuard2 value SG is affected by motor-specific characteristics and application-specific demands on load and velocity. Therefore the easiest way to tune the stallGuard2 threshold SGT for a specific motor type and operating conditions is interactive tuning in the actual application.

Initial procedure for tuning stallGuard SGT:

- 1. Operate the motor at the normal operation velocity for your application and monitor SG.
- 2. Apply slowly increasing mechanical load to the motor. If the motor stalls before SG reaches zero, decrease SGT. If SG reaches zero before the motor stalls, increase SGT. A good SGT starting value is zero. SGT is signed, so it can have negative or positive values.
- 3. Now enable *sg_stop* and make sure, that the motor is safely stopped whenever it is stalled. Increase *SGT* if the motor becomes stopped before a stall occurs.
- 4. The optimum setting is reached when SG is between 0 and roughly 100 at increasing load shortly before the motor stalls, and SG increases by 100 or more without load. SGT in most cases can be tuned for a certain motion velocity or a velocity range. Make sure, that the setting works reliable in a certain range (e.g. 80% to 120% of desired velocity) and also under extreme motor conditions (lowest and highest applicable temperature).

Optional procedure allowing automatic tuning of SGT:

The basic idea behind the SGT setting is a factor, which compensates the stallGuard measurement for resistive losses inside the motor. At standstill and very low velocities, resistive losses are the main factor for the balance of energy in the motor, because mechanical power is zero or near to zero. This way, SGT can be set to an optimum at near zero velocity. This algorithm is especially useful for tuning SGT within the application to give the best result independent of environment conditions, motor stray, etc.

- 1. Operate the motor at low velocity < 10 RPM (i.e. a few to a few fullsteps per second) and target operation current and supply voltage. In this velocity range, there is not much dependence of SG on the motor load, because the motor does not generate significant back EMF. Therefore, mechanical load will not make a big difference on the result.
- Switch on sg_filt. Now increase SGT starting from 0 to a value, where SG starts rising. With a high SGT, SG will rise up to the maximum value. Reduce again to the highest value, where SG stays at 0. Now the SGT value is set as sensibly as possible. When you see SG increasing at higher velocities, there will be useful stall detection.

The upper velocity for the stall detection with this setting is determined by the velocity, where the motor back EMF approaches the supply voltage and the motor current starts dropping when further increasing velocity.

SG goes to zero when the motor stalls and the ramp generator can be programmed to stop the motor upon a stall event by enabling sg_stop in SW_MODE. Set TCOOLSTEP to match the lower velocity threshold where stallGuard delivers a good result in order to use sg_stop.

The system clock frequency affects *SG*. An external crystal-stabilized clock should be used for applications that demand the highest performance. The power supply voltage also affects *SG*, so tighter regulation results in more accurate values. *SG* measurement has a high resolution, and there are a few ways to enhance its accuracy, as described in the following sections.

Note!

Application Note 002 Parameterization of stallGuard2 & coolStep is available on www.trinamic.com.

11.1.1 Variable Velocity Operation

The *SGT* setting chosen as a result of the previously described *SGT* tuning (chapter 0) can be used for a certain velocity range. Outside this range, a stall may not be detected safely, and coolStep might not give the optimum result.




Figure 11.2 Example: Optimum SGT setting and stallGuard2 reading with an example motor

In many applications, operation at or near a single operation point is used most of the time and a single setting is sufficient. The ramp generator provides a lower and an upper velocity threshold to match this. The stall detection should be ignored and disabled by software outside the determined operation point, e.g. during acceleration phases preceding a sensorless homing procedure.

In some applications, a velocity dependent tuning of the *SGT* value can be expedient, using a small number of support points and linear interpolation.

11.1.2 Small Motors with High Torque Ripple and Resonance

Motors with a high detent torque show an increased variation of the stallGuard2 measurement value SG with varying motor currents, especially at low currents. For these motors, the current dependency should be checked for best result.

11.1.3 Temperature Dependence of Motor Coil Resistance

Motors working over a wide temperature range may require temperature correction, because motor coil resistance increases with rising temperature. This can be corrected as a linear reduction of SG at increasing temperature, as motor efficiency is reduced.

11.1.4 Accuracy and Reproducibility of stallGuard2 Measurement

In a production environment, it may be desirable to use a fixed *SGT* value within an application for one motor type. Most of the unit-to-unit variation in stallGuard2 measurements results from manufacturing tolerances in motor construction. The measurement error of stallGuard2 – provided that all other parameters remain stable – can be as low as:

stallGuard measurement error = $\pm max(1, |SGT|)$

11.2 stallGuard2 Measurement Frequency and Filtering

The stallGuard2 measurement value *SG* is updated with each full step of the motor. This is enough to safely detect a stall, because a stall always means the loss of four full steps. In a practical application, especially when using coolStep, a more precise measurement might be more important than an update for each fullstep because the mechanical load never changes instantaneously from one step to the next. For these applications, the *sfilt* bit enables a filtering function over four load measurements. The filter should always be enabled when high-precision measurement is required. It compensates for variations in motor construction, for example due to misalignment of the phase A to phase B magnets. The filter should only be disabled when rapid response to increasing load is required, such as for stall detection at high velocity.

11.3 Detecting a Motor Stall

To safely detect a motor stall the stall threshold must be determined using a specific SGT setting. Therefore, you need to determine the maximum load the motor can drive without stalling and to monitor the SG value at this load, e.g. some value within the range 0 to 100. The stall threshold should be a value safely within the operating limits, to allow for parameter stray. The response at an SGT setting at or near 0 gives some idea on the quality of the signal: Check the SG value without load and with maximum load. They should show a difference of at least 100 or a few 100, which shall be large compared to the offset. If you set the SGT value in a way, that a reading of 0 occurs at maximum motor load, the stall can be automatically detected by the motion controller to issue a motor stop.

11.4 Limits of stallGuard2 Operation

stallGuard2 does not operate reliably at extreme motor velocities: Very low motor velocities (for many motors, less than one revolution per second) generate a low back EMF and make the measurement unstable and dependent on environment conditions (temperature, etc.). Other conditions will also lead to extreme settings of *SGT* and poor response of the measurement value *SG* to the motor load.

Very high motor velocities, in which the full sinusoidal current is not driven into the motor coils also leads to poor response. These velocities are typically characterized by the motor back EMF reaching the supply voltage.

12 coolStep Operation

coolStep is an automatic smart energy optimization for stepper motors based on the motor mechanical load, making them "green".

12.1 User Benefits



coolStep allows substantial energy savings, especially for motors which see varying loads or operate at a high duty cycle. Because a stepper motor application needs to work with a torque reserve of 30% to 50%, even a constant-load application allows significant energy savings because coolStep automatically enables torque reserve when required. Reducing power consumption keeps the system cooler, increases motor life, and allows reducing cost in the power supply and cooling components.

Reducing motor current by half results in reducing power by a factor of four.

12.2 Setting up for coolStep

coolStep is controlled by several parameters, but two are critical for understanding how it works:

Parameter	Description	Range	Comment
SEMIN	4-bit unsigned integer that sets a lower threshold.	0	disable coolStep
	If <i>SG</i> goes below this threshold, coolStep increases the current to both coils. The 4-bit <i>SEMIN</i> value is scaled by 32 to cover the lower half of the range of the 10-bit <i>SG</i> value. (The name of this parameter is derived from smartEnergy, which is an earlier name for coolStep.)	115	threshold is <i>SEMIN</i> *32
SEMAX	4-bit unsigned integer that controls an <i>upper threshold</i> . If SG is sampled equal to or above this threshold enough times, coolStep decreases the current to both coils. The upper threshold is (<i>SEMIN</i> + <i>SEMAX</i> + 1)*32.	015	threshold is (<i>SEMIN+SEMAX</i> +1)*32

FIGURE 12.1 SHOWS THE OPERATING REGIONS OF COOLSTEP:

- The black line represents the SG measurement value.
- The blue line represents the mechanical load applied to the motor.
- The red line represents the current into the motor coils.

When the load increases, SG falls below SEMIN, and coolStep increases the current. When the load decreases, SG rises above (SEMIN + SEMAX + 1) * 32, and the current is reduced.




Figure 12.1 coolStep adapts motor current to the load

Parameter	Description	Range	Comment
SEUP	Sets the <i>current increment step</i> . The current becomes incremented for each measured stallGuard2 value below the lower threshold.	03	step width is 1, 2, 4, 8
SEDN	Sets the number of stallGuard2 readings above the upper threshold necessary for each <i>current decrement</i> of the motor current.		number of stallGuard2 measurements per decrement: 32, 8, 2, 1
SEIMIN	Sets the <i>lower motor current limit</i> for coolStep operation by scaling the <i>IRUN</i> current setting.	0 1	0: 1/2 of IRUN 1: 1/4 of IRUN
VCOOL THRS	Lower ramp generator velocity threshold. Below this velocity coolStep becomes disabled. Adapt to the lower limit of the velocity range where stallGuard2 gives a stable result. <i>Hint:</i> May be adapted to disable coolStep during acceleration and deceleration phase by setting identical to VMAX.		
VHIGH	Upper ramp generator velocity threshold value. Above this velocity coolStep becomes disabled. Adapt to the velocity range where stallGuard2 gives a stable result.		Also controls additional functions like switching to fullstepping.
Status word	Description	Range	Comment
CSACTUAL	This status value provides the <i>actual motor current scale</i> as controlled by coolStep. The value goes up to the <i>IRUN</i> value and down to the portion of <i>IRUN</i> as specified by <i>SEIMIN</i> .		1/32, 2/32, <u></u> 32/32

Five more parameters control coolStep and one status value is returned:

12.3 Tuning coolStep

Before tuning coolStep, first tune the stallGuard2 threshold level *SGT*, which affects the range of the load measurement value *SG*. coolStep uses *SG* to operate the motor near the optimum load angle of $+90^{\circ}$.

The current increment speed is specified in *SEUP*, and the current decrement speed is specified in *SEDN*. They can be tuned separately because they are triggered by different events that may need different responses. The encodings for these parameters allow the coil currents to be increased much more quickly than decreased, because crossing the lower threshold is a more serious event that may require a faster response. If the response is too slow, the motor may stall. In contrast, a slow response to crossing the upper threshold does not risk anything more serious than missing an opportunity to save power.

coolStep operates between limits controlled by the current scale parameter IRUN and the seimin bit.

12.3.1 Response Time

For fast response to increasing motor load, use a high current increment step *SEUP*. If the motor load changes slowly, a lower current increment step can be used to avoid motor oscillations. If the filter controlled by *sfilt* is enabled, the measurement rate and regulation speed are cut by a factor of four.

Hint:

The most common and most beneficial use is to adapt coolStep for operation at the typical system target operation velocity and to set the velocity thresholds according. As acceleration and decelerations normally shall be quick, they will require the full motor current, while they have only a small contribution to overall power consumption due to their short duration.

12.3.2 Low Velocity and Standby Operation

Because coolStep is not able to measure the motor load in standstill and at very low RPM, a lower velocity threshold is provided in the ramp generator. It should be set to an application specific default value. Below this threshold the normal current setting via *IRUN* respectively *IHOLD* is valid. An upper threshold is provided by the *VHIGH* setting. Both thresholds can be set as a result of the stallGuard2 tuning process.

13 dcStep

(


dcStep is an automatic commutation mode for the stepper motor. It allows the stepper to run with its nominal velocity taken from the ramp generator as long as it can cope with the load. In case the motor becomes overloaded, it slows down to a velocity, where the motor can still drive the load. This way, the stepper motor never stalls and can drive heavy loads as fast as possible. Its higher torque available at lower velocity, plus dynamic torque from its flywheel mass allow compensating for mechanical torque peaks. In case the motor becomes completely blocked, the stall flag becomes set.

13.1 User Benefits

	Motor	-	never loses steps
dc Step™	Application	-	works as fast as possible
	Acceleration	-	automatically as high as possible
	Energy efficiency	-	highest at speed limit
	Cheaper motor	-	does the job!

13.2 Designing-In dcStep into an Application

In a classical application, the operation area is limited by the maximum torque required at maximum application velocity. A safety margin of up to 50% torque is required, in order to compensate for unforeseen load peaks, torque loss due to resonance and aging of mechanical components. dcStep allows using up to the full available motor torque. Even higher short time dynamic loads can be overcome using motor and application flywheel mass without the danger of a motor stall. With dcStep the nominal application load can be extended to a higher torque only limited by the safety margin near the holding torque area (which is the highest torque the motor can provide). Additionally, maximum application velocity can be increased up to the actually reachable motor velocity.



Cafety manine Classical and listing

Safety margin: Classical ap

Classical application operation area is limited by a certain percentage of motor pull-out torque

Figure 13.1 dcStep extended application operation area

13.3 Enabling dcStep

dcStep requires only a few settings. It directly feeds back motor motion to the ramp generator, so that it becomes seamlessly integrated into the motion ramp, even if the motor becomes overloaded with respect to the target velocity. dcStep operates the motor in fullstep mode at the ramp generator target velocity *VACTUAL* or at reduced velocity if the motor becomes overloaded. It requires setting the minimum operation velocity *VDCMIN*. *VDCMIN* shall be set to the lowest operating velocity where dcStep gives a reliable detection of motor operation. The motor never stalls unless it becomes braked to a velocity below *VDCMIN*. In case the velocity should fall below this value, the motor would restart once its load is released, unless the stall detection becomes enabled (set *sg_stop*). Stall detection is covered by stallGuard2.




Figure 13.2 Velocity profile with impact by overload situation

Attention:

dcStep requires that the phase polarity of the sine wave is positive within the *MSCNT* range 768 to 255 and negative within 256 to 767. The cosine polarity must be positive from 0 to 511 and negative from 512 to 1023. A phase shift by 1 would disturb dcStep operation. Therefore it is advised to work with the default wave. Please refer chapter 14.2 for an initialization with the default table.

13.4 Stall detection in dcStep mode

While dcStep is able to decelerate the motor upon overload, it cannot avoid a stall in every operation situation. Once the motor is blocked, or it becomes decelerated below a motor dependent minimum velocity where the motor operation cannot safely be detected any more, the motor may stall and loose steps. In order to safely detect a step loss and avoid restarting of the motor, the stop on stall can be enabled (set flag *sg_stop*). In this case a status flag becomes set (*event_stop_sg*) once the motor is stalled. A stallGuard2 load value is not available during dcStep operation.

Parameter	Description	Range	Comment
vhighfs & vhighchm	These chopper configuration flags in CHOPCONF need to be set for dcStep operation. As soon as VDCMIN becomes exceeded, the chopper becomes switched to fullstepping.	0/1	set to 1 for dcStep
TOFF	dcStep often benefits from an increased off time value in <i>CHOPCONF</i> . Settings >2 should be preferred.	2 15	Settings 815 do not make any difference to setting 8 for dcStep operation.
VDCMIN	This is the lower threshold for dcStep operation. Below this threshold, the motor operates in normal microstep mode. Tune together with DC_TIME setting.	0 2^22	0: Disable dcStep Set to the low velocity limit for dcStep operation.
DC_TIME	This setting controls the reference pulse width for dcStep. It needs to be set slightly higher than the effective blank time set by <i>TBL</i> . Check best setting under nominal operation conditions, and re-check under extreme operating conditions (e.g. lowest operation supply voltage, highest motor temperature, and highest supply voltage, lowest motor temperature).	0 255	t_{BLANK} (as defined by <i>TBL</i>) in clock cycles + <i>n</i> with <i>n</i> in the range 1 to 10 (for a typical motor)
DC_SG	This setting controls stall detection in dcStep mode. A stall can be used as an error condition by issuing a hard stop for the motor. Check best setting under nominal operation conditions, and re-check under extreme operating conditions (e.g. lowest operation supply voltage, highest motor temperature, and highest supply voltage, lowest motor temperature). Enable <i>sg_stop</i> flag for stopping the motor upon a stall event. This way the motor will be stopped once it stalls.		Set slightly higher than <i>DC_TIME</i> /16

13.5 Measuring Actual Motor Velocity in dcStep Operation

dcStep has the ability to reduce motor velocity in case the motor becomes slower than the target velocity due to mechanical load. *VACTUAL* shows the ramp generator target velocity. It is not influenced by dcStep. Measuring dcStep velocity is possible based on the position counter *XACTUAL*.

Therefore take two snapshots of the position counter with a known time difference:

$$VACTUAL_{DCSTEP} = \frac{XACTUAL(time2) - XACTUAL(time1)}{time2 - time1} * \frac{2^{24}}{f_{CLK}}$$

Example:

At 16.0 MHz clock frequency, a 0.954 second measurement delay would directly yield in the velocity value, a 9.54 ms delay would yield in 1/100 of the actual dcStep velocity.

To grasp the time interval as precisely as possible, you could snapshot a timer each time the transmission of *XACTUAL* from the IC starts or ends. The rising edge of NCS for SPI transmission provides the most exact time reference.

14 Sine-Wave Look-up Table

Each of the TMC5062 drivers provides a programmable look-up table for storing the microstep current wave. As a default, the tables are pre-programmed with a sine wave, which is a good starting point for most stepper motors. Reprogramming the table to a motor specific wave allows drastically improved microstepping especially with low-cost motors.

14.1 User Benefits

Microstepping	-	extremely improved with low cost motors
Motor	-	runs smooth and quiet
Torque	-	reduced mechanical resonances yields improved torque

14.2 Microstep Table

In order to minimize required memory and the amount of data to be programmed, only a quarter of the wave becomes stored. The internal microstep table maps the microstep wave from 0° to 90°. It becomes symmetrically extended to 360°. When reading out the table the 10-bit microstep counter *MSCNT* addresses the fully extended wave table. The table is stored in an incremental fashion, using each one bit per entry. Therefore only 256 bits (*ofs00* to *ofs255*) are required to store the quarter wave. These bits are mapped to eight 32 bit registers. Each *ofs* bit controls the addition of an inclination Wx or Wx+1 when advancing one step in the table. When Wx is 0, a 1 bit in the table at the actual microstep position means "add one" when advancing to the next microstep. As the wave can have a higher inclination than 1, the base inclinations Wx can be programmed to -1, 0, 1, or 2 using up to four flexible programmable segments within the quarter wave. This way even a negative inclination can be realized. The four inclination segments are controlled by the position registers X1 to X3. Inclination segment 0 goes from microstep position 0 to X1-1 and its base inclination is controlled by W1, etc.

When modifying the wave, care must be taken to ensure a smooth and symmetrical zero transition when the quarter wave becomes expanded to a full wave. The maximum resulting swing of the wave should be adjusted to a range of -248 to 248, in order to give the best possible resolution while leaving headroom for the hysteresis based chopper to add an offset.




Figure 14.1 LUT programming example

When the microstep sequencer advances within the table, it calculates the actual current values for the motor coils with each microstep and stores them to the registers *CUR_A* and *CUR_B*. However the incremental coding requires an absolute initialization, especially when the microstep table becomes modified. Therefore *CUR_A* and *CUR_B* become initialized whenever *MSCNT* passes zero.

Two registers control the starting values of the tables:

- As the starting value at zero is not necessarily 0 (it might be 1 or 2), it can be programmed into the starting point register *START_SIN*.
- In the same way, the start of the second wave for the second motor coil needs to be stored in START_SIN90_120. This register stores the resulting table entry for a phase shift of 90° for 2-phase stepper motors.

Hints:

Refer chapter 6.4 for the register set and for the default table function stored in the drivers. The default table is a good base for realizing an own table.

The TMC5062-EVAL will come with a calculation tool for own waves.

Initialization example for the default microstep table:

MSLUTx[0]= %1010101010101010101010101010 = 0xAAAAB554 MSLUTx[1]= %010010101001010101010101010 = 0x4A9554AA MSLUTx[2]= %001001001001001001001001001 = 0x24492929 MSLUTx[3]= %00010000001000010000100010 = 0x10104222 MSLUTx[4]= %1111011111111111111111111111 = 0xFBFFFFFF MSLUTx[5]= %1011010110110111011101110111101 = 0xB5BB777D MSLUTx[6]= %0100100100101010101010101010 = 0x49295556 MSLUTx[7]= %000000000100000010000100010 = 0x00404222

MSLUTSELx= 0xFFF8056: *X*1=255, *X*2=255, *X*3=128 *W*3=%01, *W*2=%01, *W*1=%01, *W*0=%10

MSLUTSTARTx= 0x00F70000: *START_SIN_*0= 0, *START_SIN*90_120= 247

15 ABN Incremental Encoder Interface

The TMC5062 is equipped with two incremental encoder interfaces for ABN encoders. The encoder inputs are multiplexed with other signals in order to keep the pin count of the device low. The basic selection of the peripheral configuration is set by the register *GCONF*. The use of the N channel is optional, as some applications might use a reference switch or stall detection rather than an encoder N channel for position referencing. The encoders give positions via digital incremental quadrature signals (usually named A and B) and a clear signal (usually named N for null or Z for zero).

N SIGNAL

The N signal can be used to clear the position counter or to take a snapshot. To continuously monitor the N channel and trigger clearing of the encoder position or latching of the position, where the N channel event has been detected, set the flag *clr_cont*. Alternatively it is possible to react to the next encoder N channel event only, and automatically disable the clearing or latching of the encoder position after the first N signal event (flag *clr_once*). This might be desired because the encoder gives this signal once for each revolution.

Some encoders require a validation of the N signal by a certain configuration of A and B polarity. This can be controlled by pol_A and pol_B flags in the *ENCMODE* register. For example, when both pol_A and pol_B are set, an active N-event is only accepted during a high polarity of both, A and B channel.




Figure 15.1 Outline of ABN signals of an incremental encoder

THE ENCODER CONSTANT ENC_CONST

The encoder constant *ENC_CONST* is added to or subtracted from the encoder counter on each polarity change of the quadrature signals AB of the incremental encoder. The encoder constant *ENC_CONST* represents an signed fixed point number (16.16) to facilitate the generic adaption between motors and encoders. In decimal mode, the lower 16 bits represent a number between 0 and 9999. For stepper motors equipped with incremental encoders the fixed number representation allows very comfortable parameterization. Additionally, mechanical gearing can easily be taken into account. The sign allows inversion of the counting direction to match motor and encoder direction.

THE ENCODER COUNTER X_ENC

The encoder counter X_ENC holds the current encoder position ready for read out. Different modes concerning handling of the signals A, B, and N take into account active low and active high signals found with different types of encoders. For more details please refer to the register mapping in section 6.3.

THE REGISTER ENC_STATUS

The register *ENC_STATUS* holds the status concerning the event of an encoder clear upon an N channel signals. The register *ENC_LATCH* stores the actual encoder position on an N signal event.

15.1 Encoder Timing

The encoder inputs use analog and digital filtering to ensure reliable operation even with increased cable length. The maximum continuous counting rate is limited by input filtering to 2/3 of f_{CLK} .

Encoder interface timing	AC-Chara	AC-Characteristics					
	clock per	ock period is t _{CLK}					
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Encoder counting frequency	f _{cnt}			<2/3 f _{CLK}	f _{clk}		
A/B/N input low time	t _{ABNL}		3 t _{CLK} +20			ns	
A/B/N input high time	t _{ABNH}		3 t _{CLK} +20			ns	
A/B/N spike filtering time	t _{filtabn}	Rising and falling edge		3 t _{CLK}			

15.2 Setting the Encoder to Match Motor Resolution

Encoder example settings for motor parameters: USC=256 µsteps, 200 fullstep motor Factor = FSC*USC / encoder resolution

ENCODER EXAMPLE SETTINGS FOR A 200 FULLSTEP MOTOR WITH 256 MICROSTEPS					
Encoder resolution	Required encoder factor	Comment			
200	256				
360	142.2222 = 9320675.5555 / 2^16 = 1422222.2222 / 10000	No exact match possible!			
500	102.4 = 6710886.4 / 2^16 = 1024000 / 10000	Exact match with decimal setting			
1000	51.2	Exact match with decimal setting			
1024	50				
4000	12.8	Exact match with decimal setting			
4096	12.5				
16384	3.125				

Example:

The encoder constant register shall be programmed to 51.2 in decimal mode. Therefore, set $ENC_CONST = 51 * 2^{16} + 0.2 * 10000$

16 Clock Oscillator and Clock Input

The clock is the timing reference for all functions: the chopper, the velocity, the acceleration control, etc. Many parameters are scaled with the clock frequency, thus a precise reference allows a more deterministic result. The on-chip clock oscillator provides timing in case no external clock is easily available.

USING THE INTERNAL CLOCK

Directly tie the CLK input to GND near to the TMC5062 if the internal clock oscillator is to be used. The internal clock can be calibrated by driving the ramp generator at a certain velocity setting. Reading out position values via the interface and comparing the resulting velocity to the remote masters' clock gives a time reference. A similar procedure also is described in 13.5. This allows scaling acceleration and velocity settings as a result. The temperature dependency and ageing of the internal clock is comparatively low.

In case well defined velocity settings and precise motor chopper operation are desired, it is supposed to work with an external clock source.

USING AN EXTERNAL CLOCK

When an external clock is available, a frequency of 12 MHz to 16 MHz is recommended for optimum performance. The duty cycle of the clock signal is uncritical, as long as minimum high or low input time for the pin is satisfied (refer to electrical characteristics). Up to 18 MHz can be used, when the clock duty cycle is 50%. Make sure, that the clock source supplies clean CMOS output logic levels and steep slopes when using a high clock frequency. The external clock input is enabled with the first positive polarity seen on the CLK input.

Attention:

Switching off the external clock frequency prevents the driver from operating normally. Therefore be careful to switch off the motor drivers before switching off the clock (e.g. using the enable input), because otherwise the chopper would stop and the motor current level could rise uncontrolled. The short to GND detection stays active even without clock, if enabled.

16.1 Considerations on the Frequency

A higher frequency allows faster step rates, faster SPI operation and higher chopper frequencies. On the other hand, it may cause more electromagnetic emission of the system and causes more power dissipation in the TMC5062 digital core and voltage regulator. Generally a frequency of 12 MHz to 16 MHz should be sufficient for most applications. For reduced requirements concerning the motor dynamics, a clock frequency of down to 8 MHz can be considered.

17 Absolute Maximum Ratings

The maximum ratings may not be exceeded under any circumstances. Operating the circuit at or near more than one maximum rating at a time for extended periods shall be avoided by application design.

Parameter	Symbol	Min	Max	Unit
Supply voltage	V _{vs}	-0.5	22	V
I/O supply voltage	V _{VIO}	-0.5	5.5	V
digital VCC supply voltage (if not supplied by internal	V _{vcc}	-0.5	5.5	V
regulator)				
Logic input voltage	VI	-0.5	V _{VI0} +0.5	V
Maximum current to I from digital pins	I _{IO}		+/-10	mA
and analog low voltage I/Os				
5V regulator output current (internal plus external load)	I _{5VOUT}		50	mA
5V regulator continuous power dissipation (V_{VM} -5V) * I_{SVOUT}	P _{5VOUT}		1	W
Power bridge repetitive output current (T₁ ≤ 105°C)	I _{Ox}		2.0	Α
Power bridge repetitive output current (T₁ ≤ 125°C)	I _{Ox}		1.5	Α
Power bridge repetitive output current (T _j = 150°C)	I _{Ox}		0.8	Α
Junction temperature	T,	-50	150	°C
Storage temperature	T _{stg}	-55	150	°C
ESD-Protection for interface pins (Human body model,	V _{ESDAP}		4 (tbd.)	kV
HBM)				
ESD-Protection for handling (Human body model, HBM)	V _{ESD}		1 (tbd.)	kV

18 Electrical Characteristics

18.1 Operational Range

Parameter	Symbol	Min	Max	Unit
Junction temperature	Tj	-40	125	°C
Supply voltage (using internal +5V regulator)	V _{vs}	5.5	20	V
Supply voltage (internal +5V regulator bridged: V _{VCC} =V _{VSA})	V _{vs}	4.7	5.4	V
I/O supply voltage	V _{VIO}	3.00	5.25	V
VCC voltage when using optional external source (supplies	V _{vcc}	4.75	5.25	V
digital logic and charge pump)				
Peak output current per motor coil output (sine wave peak)	I _{0x}		1.1	Α
Peak output current per motor coil output (sine wave peak)	I _{Ox}		1.5	Α
Limit $T_j \le 105^{\circ}C$, e.g. with 50% duty cycle at 3s on / 3s off.				

18.2 DC Characteristics and Timing Characteristics

DC characteristics contain the spread of values guaranteed within the specified supply voltage range unless otherwise specified. Typical values represent the average value of all parts measured at +25°C. Temperature variation also causes stray to some values. A device with typical values will not leave Min/Max range within the full temperature range.

Power supply current	DC-Characteristics V _{vs} = 16.0V					
	$V_{VS} = 16.0$	V		1	1	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Supply current, driver disabled	I _{vs}	f _{CLK} =16MHz		30	40	mA
Supply current, operating	I _{vs}	f _{CLK} =16MHz, 40kHz		33		mA
		chopper				
Static supply current	I _{vso}	f _{CLK} =0Hz		7		mA
Supply current, driver disabled,	I _{vs}	f _{CLK} variable,		1.6		mA/MHz
dependency on CLK frequency		additional to I_{VSO}				
Internal current consumption	I _{VCC}	f _{CLK} =16MHz, 40kHz		30	40	mA
from 5V supply on VCC pin		chopper				
IO supply current	I _{VIO}	no load on outputs,		10		μA
		inputs at $V_{\rm IO}$ or GND				

Motor driver section		DC- and Timing-Characteristics V _{vs} = 16.0V					
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
RDS _{on} lowside MOSFET	R _{ONL}	measure at 100mA, 25°C, static state		0.4	0.5	Ω	
RDS _{on} highside MOSFET	R _{ONH}	measure at 100mA, 25°C, static state		0.5	0.6	Ω	
slope, MOSFET turning on	t _{slpon}	measured at 700mA load current		120	250	ns	
slope, MOSFET turning off	t _{slpoff}	measured at 700mA load current		220	450	ns	
Current sourcing, driver off	I _{OIDLE}	O_{xx} pulled to GND	120	180	250	μA	

Charge pump DC-Characteristics						
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Charge pump output voltage	V _{VCP} -V _{VS}	operating, typical f _{chop} <40kHz	4.0	V _{SVOUT} - 0.4	V _{SVOUT}	V
Charge pump voltage threshold for undervoltage detection	V _{VCP} -V _{VS}	using internal 5V regulator voltage	3.3	3.6	3.8	V
Charge pump frequency	f _{CP}			1/16 f _{сткозс}		

Linear regulator	DC-Characteristics					
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Output voltage	V _{5VOUT}	I _{svout} = 0mA T _J = 25°C	4.75	5.0	5.25	V
Output resistance	R _{5VOUT}	Static load		3		Ω
Deviation of output voltage over the full temperature range	V _{5VOUT(DEV)}	I _{svout} = 30mA T _J = full range		30	100	mV

Clock oscillator and input	Timing-Cl	Timing-Characteristics				
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Clock oscillator frequency	f _{clkosc}	t _j =-50°C	8.8	12.4	17.9	MHz
Clock oscillator frequency	f _{clkosc}	t _j =50°C	9.4	13.2	18.8	MHz
Clock oscillator frequency	f _{clkosc}	t _j =150°C	9.6	13.4	18.9	MHz
External clock frequency	f _{clk}		8	12-16	18	MHz
(operating)						
External clock high / low level	t _{CLK}	CLK driven to	25			ns
time		0.1 $V_{\rm VIO}$ / 0.9 $V_{\rm VIO}$				

Detector levels DC-Characteristics						
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
V _{vs} undervoltage threshold for RESET	V _{UV}	V _{vs} rising	3.8	4.2	4.6	V
$V_{\mbox{\tiny SVOUT}}$ undervoltage threshold for RESET	V _{uv}	V _{svout} rising		3.5		V
Short to GND detector threshold $(V_{VSP} - V_{Ox})$	V _{os2g}		1.5	2.2	3	V
Short to GND detector delay (high side switch on to short detected)	t _{s2G}	High side output clamped to V _{SP} -3V	0.8	1.3	2	μs
Overtemperature prewarning	t _{otpw}	Temperature rising	100	120	140	°C
Overtemperature shutdown	t _{or}	Temperature rising	135	150	170	°C

Sense resistor voltage levels	DC-Characteristics					
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Sense input peak threshold voltage (low sensitivity)	V _{SRTL}	vsense=0 csactual=31 sin_x=248 Hyst.=0; I _{BRxy} =0		325		mV
sense input peak threshold voltage (high sensitivity)	V _{SRTH}	vsense=1 csactual=31 sin_x=248 Hyst.=0; I _{BRxy} =0		180		mV
Internal resistance from pin BRxy to internal sense comparator (additional to sense resistor)	R _{BRxy}			20		mΩ

Digital logic levels	DC-Characteristics					
Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input voltage low level	VINLO		-0.3		0.3 V _{VIO}	۷
Input voltage high level	V _{INHI}		$0.7 V_{VIO}$		V _{VI0} +0.3	٧
Input Schmitt trigger hysteresis	VINHYST			0.12 V _{VIO}		V
Output voltage low level	V _{OUTLO}	I_{OUTLO} = 2mA			0.2	۷
Output voltage high level	V _{OUTHI}	I _{OUTHI} = -2mA	V _{VI0} -0.2			۷
Input leakage current	$\mathbf{I}_{\text{ILEAK}}$		-10		10	μA

18.3Thermal Characteristics

The following table shall give an idea on the thermal resistance of the QFN-48 package. The thermal resistance for a four layer board will provide a good idea on a typical application. The single layer board example is kind of a worst case condition, as the typical application will require a 4 layer board. Actual thermal characteristics will depend on the PCB layout, PCB type and PCB size.

A thermal resistance of 23°C/W for a typical board means, that the package is capable of continuously dissipating 4W at an ambient temperature of 25°C with the die temperature staying below 125°C.

Parameter	Symbol	Conditions	Тур	Unit
Thermal resistance junction to ambient on a single layer board	R _{TJA}	Single signal layer board (1s) as defined in JEDEC EIA JESD51-3 (FR4, 76.2mm x 114.3mm, d=1.6mm)	80	K/W
Thermal resistance junction to ambient on a multilayer board	R _{tmja}	Dual signal and two internal power plane board (2s2p) as defined in JEDEC EIA JESD51-5 and JESD51-7 (FR4, 76.2mm x 114.3mm, d=1.6mm)	23	K/W
Thermal resistance junction to ambient on a multilayer board with air flow	R _{TMJA1}	Identical to R _{TMJA} , but with air flow 1m/s	20	K/W
Thermal resistance junction to board	R _{TJB}	PCB temperature measured within 1mm distance to the package	10	K/W
Thermal resistance junction to case	R _{TJC}	Junction temperature to heat slug of package	3	K/W

The thermal resistance in an actual layout can be tested by checking for the heat up caused by the standby power consumption of the chip. When no motor is attached, all power seen on the power supply is dissipated within the chip.

Note:

A spread-sheet for calculating TMC5062 power dissipation is available on www.trinamic.com.

19 Layout Considerations

19.1 Exposed Die Pad

The TMC5062 uses its die attach pad to dissipate heat from the drivers and the linear regulator to the board. For best electrical and thermal performance, use a reasonable amount of solid, thermally conducting vias between the die attach pad and the ground plane. The printed circuit board should have a solid ground plane spreading heat into the board and providing for a stable GND reference.

19.2 Wiring GND

All signals of the TMC5062 are referenced to their respective GND. Directly connect all GND pins under the TMC5062 to a common ground area (GND, GNDP, GNDA and die attach pad). The GND plane right below the die attach pad should be treated as a virtual star point. For practical reasons, this has to be the PCB GND layer, not the PCB top layer.

Attention!

Especially, the sense resistors are susceptible to GND differences and GND ripple voltage, as the microstep current steps make up for voltages down to 0.5 mV. No current other than the sense resistor current should flow on their connections to GND and to the TMC5062. Optimally place them close to the TMC5062, with one or more vias to the GND plane for each sense resistor. The two sense resistors for one coil should not share a common ground connection trace or vias, as also PCB traces have a certain resistance.

19.3 Supply Filtering

The 5VOUT output voltage ceramic filtering capacitor (4.7 μ F recommended) should be placed as close as possible to the 5VOUT pin, with its GND return going directly to the GNDA pin. Use as short and as thick connections as possible. For best microstepping performance and lowest chopper noise an additional filtering capacitor can be used for the VCC pin to GND, to avoid charge pump and digital part ripple influencing motor current regulation. Therefore place a ceramic filtering capacitor (470nF recommended) as close as possible (1-2mm distance) to the VCC pin with GND return going to the ground plane. VCC can be coupled to 5VOUT using a 2.2 Ω or 3.3 Ω resistor in order to supply the digital logic from 5VOUT while keeping ripple away from this pin.

A 100 nF filtering capacitor should be placed as close as possible to the VSA pin to ground plane. The motor supply pins VS should be decoupled with an electrolytic capacitor (47 μ F or larger is recommended) and a ceramic capacitor, placed close to the device.

Take into account that the switching motor coil outputs have a high dV/dt. Thus capacitive stray into high resistive signals can occur, if the motor traces are near other traces over longer distances.

19.4 Layout Example




Figure 19.1 Layout example

20 Package Mechanical Data

20.1 Dimensional Drawings

Attention: Drawings not to scale.




Figure 20.1 Dimensional drawings

Parameter	Ref	Min	Nom	Max
total thickness	Α	0.80	0.85	0.90
stand off	A1	0.00	0.035	0.05
mold thickness	A2	-	0.65	0.67
lead frame thickness	A3		0.203	
lead width	b	0.2	0.25	0.3
body size X	D		7.0	
body size Y	E		7.0	
lead pitch	e		0.5	
exposed die pad size X	l	5.2	5.3	5.4
exposed die pad size Y	K	5.2	5.3	5.4
lead length	L	0.35	0.4	0.45
package edge tolerance	aaa			0.1
mold flatness	bbb			0.1
coplanarity	ссс			0.08
lead offset	ddd			0.1
exposed pad offset	eee			0.1

20.2 Package Codes

Туре	Package	Temperature range	Code & marking
TMC5062	QFN48 (RoHS)	-40°C +125°C	TMC5062-LA

21 Getting Started

Please refer to the TMC5062-EVAL evaluation board to allow a quick start with the device, and in order to allow interactive tuning of the device setup in your application. It will guide you through the process of correctly setting up all registers. The following example gives a minimum set of accesses allowing moving a motor.

21.1 Initialization Examples

Initialization SPI datagram example sequence to enable driver 1 for step and direction operation and initialize the chopper for a 2 phase motor:

SPI send: 0xEC00010445; // CHOPCONF: TOFF=5, HSTRT=4, HEND=8, TBL=2, CHM=0 (spreadCycle) SPI send: 0xB000001F05; // IHOLD_IRUN: IHOLD=5, IRUN=31 (max. current) SPI send: 0x8000000006; // GCONF=6: Switch both drivers to step and direction operation

Initialization SPI datagram example sequence to enable and initialize driver 1 and ramp generator 1 to move the motor in velocity mode and read access the position register:

SPI send: 0x800000008; // GCONF=8: Enable PP and INT outputs SPI send: 0xEC00010445; // CHOPCONF: TOFF=5, HSTRT=4, HEND=8, TBL=2, CHM=0 (spreadCycle) SPI send: 0xB000011F05; // IHOLD_IRUN: IHOLD=5, IRUN=31 (max. current), IHOLDDELAY=1 SPI send: 0xA600001388; // AMAX=5000 SPI send: 0xA700004E20; // VMAX=20000 SPI send: 0xA000000001; // RAMPMODE=1 (positive velocity)

// Now motor 1 should start rotating

SPI send: 0x2100000000; // Query X Actual – The next read access delivers X Actual SPI read; // Read X Actual

For UART based operation it is important to make sure that the CRC byte is correct. The following example shows initialization for a TMC5062 with slave address 0. It programs driver 1 and ramp generator 1 to move the motor in velocity mode and read accesses the position and actual velocity registers:

UART write: 0x05 0xEC 0x00 0x71 0x03 0x06 0x45;	// TOFF=6, HEND=6, SYNC=7, HSTR=0, // TBL=2. MRES=0. CHM=0
UART write: 0x05 0xB0 0x00 0x01 0x14 0x05 0x47;	// IHOLD=5. IRUN=20. IHOLDDELAY=1
UART write: 0x05 0xA6 0x00 0x00 0x13 0x88 0xA4;	// AMAX=5000
UART write: 0x05 0xA7 0x00 0x00 0x4E 0x20 0x95:	// VMAX=20000
UART write: 0x05 0xA0 0x00 0x00 0x00 0x01 0xB3;	

// Now motor 1 should start rotating

UART write: 0x05 0x21 0x8D; UART read 7 bytes; UART write: 0x05 0x22 0xC3; UART read 7 bytes;

// Query VACTUAL

// Query XACTUAL

The configuration parameters should be tuned to the motor and application for optimum performance.

22 Disclaimer

TRINAMIC Motion Control GmbH & Co. KG does not authorize or warrant any of its products for use in life support systems, without the specific written consent of TRINAMIC Motion Control GmbH & Co. KG. Life support systems are equipment intended to support or sustain life, and whose failure to perform, when properly used in accordance with instructions provided, can be reasonably expected to result in personal injury or death.

Information given in this data sheet is believed to be accurate and reliable. However no responsibility is assumed for the consequences of its use nor for any infringement of patents or other rights of third parties which may result from its use.

Specifications are subject to change without notice.

All trademarks used are property of their respective owners.

23 ESD Sensitive Device

The TMC5062 is an ESD sensitive CMOS device sensitive to electrostatic discharge. Take special care to use adequate grounding of personnel and machines in manual handling. After soldering the devices to the board, ESD requirements are more relaxed. Failure to do so can result in defect or decreased reliability.



24 Table of Figures

Figure	1.1 Basic application and block diagram	5
Figure	1.2 Energy efficiency with coolStep (example)	7
	2.1 TMC5062 pin assignments	
Figure	3.1 Standard application circuit	12
Figure	3.2 External supply of VCC_IO (showing optional filtering for VCC)	13
	3.3 5V only operation	
Figure	3.4 Using an external 5V supply to reduce linear regulator power dissipation	15
	3.5 Adding an RC-Filter on VCC for reduced ripple	
	4.1 SPI timing	
Figure	5.1 Connecting to a master via single wire UART interface	21
	5.2 Connecting to a master via differential UART interface	
Figure	8.1 Chopper phases	41
	8.2 spreadCycle chopper scheme showing coil current during a chopper cycle	
	8.3 Classic const. off time chopper with offset showing coil current	
Figure	8.4 Zero crossing with classic chopper and correction using sine wave offset	45
Figure	10.1 Ramp generator velocity trace showing consequent move in negative direction	50
Figure	10.2 Illustration of optimized motor torque usage with TMC5062 ramp generator	50
Figure	10.3 Ramp generator velocity dependent motor control	51
Figure	10.4 Using reference switches (example)	52
Figure	11.1 Function principle of stallGuard2	56
Figure	11.2 Example: Optimum SGT setting and stallGuard2 reading with an example motor	58
Figure	12.1 coolStep adapts motor current to the load	61
	13.1 dcStep extended application operation area	
Figure	13.2 Velocity profile with impact by overload situation	64
	14.1 LUT programming example	
	15.1 Outline of ABN signals of an incremental encoder	
-	19.1 Layout example	
Figure	20.1 Dimensional drawings	77

25 Revision History

Version	Date	Author BD – Bernhard Dwersteg SD – Sonja Dwersteg	Description
1.04	2012_NOV-14	BD	First version of product TMC5062 datasheet based on TMC562 prototype datasheet. Features modified over previous prototype datasheet: - Adapted voltage rating to 16V operational, 18V max. - Added maximum ratings for short time current Feature set is application specific tailored compared to TMC562 engineering samples: no 3 phase support, dual motor operation only, single wire with single slave only (tie former address pin NEXTADDR to GND), use of internal sequencer only, 256 microsteps only Former versions of the TMC562 datasheet are no longer valid for this product.
1.05	2012-DEC-11	JP	Package Information updated.
1.06	2014-FEB-28	SD	 Chapter 18.3 (thermal characteristics) added. Chapter 11.1 (tuning the stallGuard2 threshold) updated. CSACTUAL in DRV_STATUS corrected (chapter 6.4.4). Interrupt output remark in RAMP_STAT for status_latch_l and status_latch_r removed. Description event_stop_l and event_stop_r updated (chapter 6.2.2.2) SW_MODE register updated (chapter 6.2.2.1). Order codes updated. New description of VCC_IO requirements (chapter 3.1.1). en_latch_encoder updated. Chapter 15 (ABN encoder information) updated. Second SPI initialization example using ramp generator added. Information about dcStep improved.
1.07	2014-MAY-12	SD	 Standard application circuit new (chapter 3.1): information about 3.3V operation added. Motor current calculation updated
1.08	2014-JUL-01	BD	- Integrated errata sheet V1.1 & workaround in 10.5

Table 25.1 Documentation revisions

26 References

[AN001] Trinamic Application Note 001 - Parameterization of spreadCycle™, www.trinamic.com

[AN002] Trinamic Application Note 002 - Parameterization of stallGuard2[™] & coolStep[™], www.trinamic.com

[AN027] Trinamic Application Note 027 - dcStep[™] with TMC5062, <u>www.trinamic.com</u>