TM8TU72JPW SYNCHRONOUS DYNAMIC RAM MODULE

SMMS713 - JUNE 1998

- Organization:
 - TM8TU72JPW . . . 8388608 \times 72 Bits
- Designed for 100-MHz, 72-Bit 4-Clock Systems
- JEDEC 168-Pin Dual-In-Line Memory Module (DIMM) With Register for Use With Socket
- TM8TU72JPW Uses Nine 64M-Bit (8M × 8-Bit) SDRAMs in Plastic Thin Small-Outline Package (TSOP), Two SN74ALVC162836 20-Bit Universal Bus Drivers in Thin Shrink Small-Outline Package (TSSOP), and One CDC2510 Phase-Lock Loop (PLL) in TSSOP
- Single 3.3-V Power Supply (±10% Tolerance)
- Performance Ranges:

	Byte-Re	ad/Write	Capab	ilitv
--	---------	----------	-------	-------

- High-Speed, Low-Noise, Low-Voltage TTL (LVTTL) Interface
- Read Latencies 2 and 3 Supported
- Supports Burst-Interleave and Burst-Interrupt Operations
- Burst Length Programmable to 1, 2, 4, and 8
- Four Banks for On-Chip Interleaving (Gapless Access)
- Ambient Temperature Range 0°C to 70°C
- Gold-Plated Contacts
- Pipeline Architecture
- Serial Presence-Detect (SPD) Using EEPROM

	SYNCHRONOUS CLOCK CYCLE TIME		ACCES CLOC OUT	REFRESH INTERVAL	
	tCK3	tCK2	tAC3	tAC2	tREF
'8TU72JPW-8	8 ns	10 ns	6 ns	6 ns	64 ms
'8TLI72.IPW-8A	8 ns	10 ns	6 ns	7.5 ns	64 ms

description

The TM8TU72JPW is a 64M-byte, 168-pin registered dual-in-line memory module (DIMM). The registered DIMM is composed of nine TMS664814DGE, 8 388 608 x 8-bit SDRAMs, each in a 400-mil, 54-pin plastic thin small-outline package (TSOP); two SN74ALVC162836DGG, 20-bit universal bus drivers, each in a 240-mil, 56-pin thin shrink small-outline package (TSSOP); and one CDC2510 phase-lock loop (PLL) in a 177-mil, 24-pin TSSOP mounted on a substrate with decoupling capacitors. See the TMS664814 data sheet (literature number SMOS695), the SN74ALVC162836 data sheet (literature number SCES129), and the CDC2510 data sheet (literature number SCAS597) for reference.


operation

The TM8TU72JPW operates as nine TMS664814DGE devices that are connected as shown in the TM8TU72JPW functional block diagram.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





PIN NOMENCLATURE					
A[0:11]	Row-Address Inputs				
A[0:8]	Column-Address Inputs				
A13/BA0	Bank-Select Zero				
A12/BA1	Bank-Select One				
CAS	Column-Address Strobe				
CB[0:7]	Check-Bit In/Check-Bit Out				
CKE[0:1]	Clock Enable				
CK[0:3]	System Clock				
DQ[0:63]	Data-In/Data-Out				
DQMB[0:7]	Data-In/Data-Out				
	Mask Enable				
NC	No Connect				
RAS	Row-Address Strobe				
REGE	Register Enable				
S[0:3]	Chip Select				
SA[0:2]	Serial Presence-Detect (SPD)				
	Device Address Input				
SCL	SPD Clock				
SDA	SPD Address/Data				
V_{DD}	3.3-V Supply				
V _{SS}	Ground				
WE	Write Enable				
WP	Write Protect				

Pin Assignments

PIN			PIN PIN			PIN		
NO.	NAME	NO.	NAME	NO.	NAME	NO.	NAME	
1	VSS	43	V _{SS}	85	VSS	127	VSS	
2	DQ0	44	NC	86	DQ32	128	CKE0	
3	DQ1	45	S2	87	DQ33	129	S3	
4	DQ2	46	DQMB2	88	DQ34	130	DQMB6	
5	DQ3	47	DQMB3	89	DQ35	131	DQMB7	
6	V_{DD}	48	NC	90	V_{DD}	132	NC	
7	DQ4	49	V_{DD}	91	DQ36	133	V _{DD}	
8	DQ5	50	NC	92	DQ37	134	NC	
9	DQ6	51	NC	93	DQ38	135	NC	
10	DQ7	52	CB2	94	DQ39	136	CB6	
11	DQ8	53	CB3	95	DQ40	137	CB7	
12	V _{SS}	54	V _{SS}	96	V _{SS}	138	V _{SS}	
13	DQ9	55	DQ16	97	DQ41	139	DQ48	
14	DQ10	56	DQ17	98	DQ42	140	DQ49	
15	DQ11	57	DQ18	99	DQ43	141	DQ50	
16	DQ12	58	DQ19	100	DQ44	142	DQ51	
17	DQ13	59	V _{DD}	101	DQ45	143	V _{DD}	
18	V _{DD}	60	DQ20	102	V_{DD}	144	DQ52	
19	DQ14	61	NC	103	DQ46	145	NC	
20	DQ15	62	NC	104	DQ47	146	NC	
21	CB0	63	CKE1	105	CB4	147	REGE	
22	CB1	64	V _{SS}	106	CB5	148	V _{SS}	
23	VSS	65	DQ21	107	V _{SS}	149	DQ53	
24	NC	66	DQ22	108	NC	150	DQ54	
25	NC	67	DQ23	109	NC	151	DQ55	
26	V_{DD}	68	V _{SS}	110	V_{DD}	152	V _{SS}	
27	WE	69	DQ24	111	CAS	153	DQ56	
28	DQMB0	70	DQ25	112	DQMB4	154	DQ57	
29	DQMB1	71	DQ26	113	DQMB5	155	DQ58	
30	S0	72	DQ27	114	<u>S1</u>	156	DQ59	
31	NC	73	V _{DD}	115	RAS	157	V _{DD}	
32	V _{SS}	74	DQ28	116	V _{SS}	158	DQ60	
33	A0	75	DQ29	117	A1	159	DQ61	
34	A2	76	DQ30	118	A3	160	DQ62	
35	A4	77	DQ31	119	A5	161	DQ63	
36	A6	78	V _{SS}	120	A7	162	V _{SS}	
37	A8	79	CK2	121	A9	163	CK3	
38	A10	80	NC	122	A13/BA0	164	NC	
39	A12/BA1	81	WP	123	A11	165	SA0	
40	V _{DD}	82	SDA	124	V _{DD}	166	SA1	
41	V _{DD}	83	SCL	125	CK1	167	SA2	
42	CK0	84	V _{DD}	126	NC	168	V _{DD}	
			20	<u> </u>			טט	



TM8TU72JPW SYNCHRONOUS DYNAMIC RAM MODULE


SMMS713 - JUNE 1998

dual-in-line memory module and components

The dual-in-line memory module and components include:

- PC substrate: 1,27 ± 0,1 mm (0.05 inch) nominal thickness; 0.005 inch/inch maximum warpage
- Bypass capacitors: Multilayer ceramic
- Contact area: Nickel plate and gold plate over copper







SPD = Serial Presence Detect
PLL = Phase-Lock Loop

absolute maximum ratings over ambient temperature range (unless otherwise noted) [†]					
Supply voltage range, V _{DD}	0.5 V to 4.6 V				
Voltage range on any pin (see Note 1)	– 0.5 V to 4.6 V				
Short-circuit output current	50 mA				
Power dissipation	9 W				

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3	3.3	3.6	V
VSS	Supply voltage		0		V
VIH	High-level input voltage	2		V _{DD} + 0.3	V
V _{IH} -SPD	High-level input voltage for SPD device	2		5.5	V
V_{IL}	Low-level input voltage	-0.3		0.8	V
TA	Ambient temperature	0		70	°C

capacitance over recommended ranges of supply voltage and ambient temperature, f = 1 MHz (see Note 2)

	PARAMETER	MIN	MAX	UNIT
C _{i(CK)}	Input capacitance, CK input		38	pF
C _{i(AC)}	Input capacitance, address and control inputs: A0-A13, RAS, CAS, WE		10	pF
C _{i(CKE)}	Input capacitance, CKE input		10	pF
Co	Output capacitance		15	pF
C _{i(DQMBx)}	Input capacitance, DQMBx input		10	pF
C _{i(Sx)}	Input capacitance, Sx input		9	pF
C _{i/o(SDA)}	SDA Input/output capacitance		12	pF
C _{i(SPD)}	Input capacitance, SA0, SA1, SA2, SCL inputs		10	pF

NOTE 2: V_{DD} = 3.3 V \pm 0.3 V. Bias on pins under test is 0 V.



PRODUCT PREVIEW

electrical characteristics over recommended ranges of supply voltage and ambient temperature (unless otherwise noted) (see Note 3)

PARAMETER		TEST CONDITIONS		'8TU72JPW-8		'8TU72JPW-8A		LINUT
				MIN	MAX	MIN	MAX	UNIT
Vон	High-level output voltage	I _{OH} = - 2 mA		2.4		2.4		V
VOL	Low-level output voltage	I _{OL} = 2 mA			0.4		0.4	V
II	Input current (leakage)	$\begin{array}{l} 0 \text{ V} \leq \text{V}_{I} \leq \text{V}_{DD} \text{ + } 0.3 \text{ V}, \\ \text{All other pins} = 0 \text{ V to V}_{D} \end{array}$	D		±10		±10	μА
IO	Output current (leakage)	$0 \text{ V} \le \text{V}_{O} \le \text{V}_{DD} + 0.3 \text{ V},$	Output disabled		±10		±10	μΑ
	On another a summer	Burst length = 1, t _{RC} ≥ t _{RC} MIN,	CAS latency = 2		TBD		TBD	A
ICC1	Operating current	erating current $I_{OH}/I_{OL} = 0 \text{ mA}$ (see Notes 4, 5, and 6)	CAS latency = 3		TBD		TBD	mA
I _{CC2P}	Precharge standby current in power-down mode	CKE ≤ V _{IL} MAX, t _{CK} = 15 ns (see Note 7)			TBD		TBD	mA
I _{CC2N}	Active standby current in non-power-down mode	CKE ≥ V _{IH} MIN, t _{CK} = 15	CKE ≥ V _{IH} MIN, t _{CK} = 15 ns (see Note 7)		TBD		TBD	mA
I _{CC3P}	Active standby current in power-down mode	CKE ≤ V _{IL} MAX, t _{CK} = 15 (see Notes 4 and 7)	ō ns		TBD		TBD	mA
ICC3N	Precharge standby current in non-power-down mode	CKE ≥ V _{IH} MIN, t _{CK} = 15 ns (see Notes 4	and 7)		TBD		TBD	mA
	Power courses	Page burst, I _{OH} /I _{OL} = 0 mA	CAS latency = 2		TBD		TBD	A
ICC4	Burst current	All banks activated, nCCD = one cycle (see Notes 9 and 10)	CAS latency = 3		TBD		TBD	mA
loo-	Auto-refresh current	$t_{RC} \le t_{RC} MIN$	CAS latency = 2		TBD		TBD	mA
ICC5	Auto-refresh current	(see Notes 5 and 8)	CAS latency = 3		TBD		TBD	mA
I _{CC6}	Self-refresh current	$CKE \le V_{IL} MAX$			TBD		TBD	mA

NOTES: 3. All specifications apply to the device after power-up initialization. All control and address inputs must be stable and valid.

- 4. Only one bank is activated.
- 5. t_{RC} ≥ t_{RC}MIN
- 6. Control and address inputs change state twice during t_{RC}.
- 7. Control and address inputs change state once every 30 ns.
- 8. Control and address inputs do not change state (stable).
- 9. Control and address inputs change state once every cycle.
- 10. Continuous burst access, n_{CCD} = 1 cycle

ac timing requirements^{†‡}

			'8TU72JPW-8		'8TU72JF	PW-8A	
			MIN	MAX	MIN	MAX	UNIT
tCK2	Cycle time, CK	CAS latency = 2	10		15		ns
t _{CK3}	Cycle time, CK	CAS latency = 3	8		8		ns
^t CH	Pulse duration, CK high (input clock duty cycle)	_	40	60	40	60	%
tCL	Pulse duraction, CK low (input clock duty cycle)		40	60	40	60	%
t _{AC2}	Access time, CK high to data out (see Note 11)	CAS latency = 2		6		7.5	ns
t _{AC3}	Access time, CK high to data out (see Note 11)	CAS latency = 3		6		6	ns
tОН	Hold time, CK high to data out with 50-pF load	_	3		3		ns
tLZ	Delay time, CK high to DQ in low-impedance state (see Note	: 12)	1		1		ns
^t HZ	Delay time, CK high to DQ in high-impedance state (see Not	e 13)		8		8	ns
tıs	Setup time, address, control, and data input		2		2		ns
tıн	Hold time, address, control, and data input		1		1		ns
t _{RAS}	Delay time, ACTV command to DEAC or DCAB command		48	100000	48		ns
t _{RC}	Delay time, ACTV, MRS, REFR, or SLFR to ACTV, MRS, RE command	FR, or SLFR	68		68		ns
tRCD	Delay time, ACTV command to READ, READ-P, WRT, or WR (see Note 14)	RT-P command	20		20		ns
t _{RP}	Delay time, DEAC or DCAB command to ACTV, MRS, REFF command	R, or SLFR	20		20		ns
^t RRD	Delay time, ACTV command in one bank to ACTV command	in the other bank	16		16		ns
tRSA	Delay time, MRS command to ACTV, MRS, REFR, or SLFR	command	16		16		ns
t _{APR}	Final data out of READ-P operation to ACTV, MRS, SLFR, o	r REFR command	t _{RP} -(C	L-1)*tCK	t _{RP} – (CL-	-1)* tCK	ns
t _{APW}	Final data in of WRT-P operation to ACTV, MRS, SLFR, or R	EFR command	t _{RP} +	1 t _{CK}	t _{RP} + 1	tCK	ns
t _T	Transition time		1	5	1	5	ms
^t REF	Refresh interval			64		64	ms
nCCD	Delay time, READ or WRT command to an interrupting comr	nand	1		1		cycles
nCDD	Delay time, CS low or high to input enabled or inhibited		0	0	0	0	cycles
nCESP	Power down/self-refresh exit time		1		1		cycles
nCLE	Delay time, CKE high or low to CLK enabled or disabled		1	1	1	1	cycles
nCWL	Delay time, final data in of WRT operation to READ, READ-F	P, WRT, or WRT-P	1		1		cycles
nDID	Delay time, ENBL or MASK command to enabled or masked	data in	0	0	0	0	cycles
nDOD	Delay time, ENBL or MASK command to enabled or masked	data out	2	2	2	2	cycles
n _{HZP2}	Delay time, DEAC or DCAB, command to DQ in high-impedance state	CAS latency = 2		2		2	cycles
n _{HZP3}	Delay time, DEAC or DCAB, command to DQ in high-impedance state	CAS latency = 3		3		3	cycles
nWCD	Delay time, WRT command to first data in		0	0	0	0	cycles
nwR	Delay time, final data in of WRT operation to DEAC or DCAE	command	1		1		cycles

[†] All references are made to the rising transition of CK unless otherwise noted.

[‡] Specifications in this table represent a single SDRAM device.

NOTES: 11. tAC is referenced from the rising transition of CK that precedes the data-out cycle. For example, the first data out tAC is referenced from the rising transition of CK that is read latency (one cycle after the READ command). Access time is measured at output reference level 1.4 V.

^{12.} t_{I 7} is measured from the rising transition of CK that is read latency (one cycle after the READ command).

^{13.} t_{HZ} (max) defines the time at which the outputs are no longer driven and is not referenced to output voltage levels.

^{14.} For read or write operations with automatic deactivate, tRCD must be set to satisfy minimum tRAS.

serial presence detect

The serial presence detect (SPD) is contained in a 256-byte serial EEPROM located on the module. The SPD nonvolatile EEPROM contains various data such as module configuration, SDRAM organization, and timing parameters (see Table 1). Only the first 128 bytes are programmed by Texas Instruments, while the remaining 128 bytes are available for customer use. Programming is done through an IIC bus using the clock (SCL) and data (SDA) signals. All Texas Instruments modules comply with the current JEDEC SPD Standard. See the Texas Instruments Serial Presence Detect Technical Reference (literature number SMMU001) for further details.

Tables in this section list the SPD contents as follows:

Table 1-TM8TU72JPW

Table 1. Serial Presence-Detect Data for the TM8TU72JPW

BYTE	DESCRIPTION OF THE STATE OF	TM8TU72JP	W-8	TM8TU72JPV	V-8A
NO.	DESCRIPTION OF FUNCTION	ITEM	DATA	ITEM	DATA
0	Defines number of bytes written into serial memory during module manufacturing	128 bytes	80h	128 bytes	80h
1	Total number of bytes of SPD memory device	256 bytes	08h	256 bytes	08h
2	Fundamental memory type (FPM, EDO, SDRAM,)	SDRAM	04h	SDRAM	04h
3	Number of row addresses on this assembly	12	0Ch	12	0Ch
4	Number of column addresses on this assembly	9	09h	9	09h
5	Number of module rows on this assembly	1 bank	01h	1 bank	01h
6	Data width of this assembly	72 bits	48h	72 bits	48h
7	Data width continuation		00h		00h
8	Voltage interface standard of this assembly	LVTTL	01h	LVTTL	01h
9	SDRAM cycle time at maximum supported CAS latency (CL), CL = X	t _{CK} = 8 ns	80h	t _{CK} = 8 ns	80h
10	SDRAM access from clock at CL = X	t _{AC} = 6 ns	60h	t _{AC} = 6 ns	60h
11	DIMM configuration type (non-parity, parity, error-correcting code [ECC])	ECC	02h	ECC	02h
12	Refresh rate/type	15.6 μs/ self-refresh	80h	15.6 μs/ self-refresh	80h
13	SDRAM width, primary DRAM	x8	08h	x8	08h
14	Error-checking SDRAM data width	x8	08h	x8	08h
15	Minimum clock delay, back-to-back random column addresses	1 CK cycle	01h	1 CK cycle	01h
16	Burst lengths supported	1, 2, 4, 8	0Fh	1, 2, 4, 8	0Fh
17	Number of banks on each SDRAM device	4 banks	04h	4 banks	04h
18	CAS latencies supported	2, 3	06h	2, 3	06h
19	CS latency	0	01h	0	01h
20	Write latency	0	01h	0	01h
21	SDRAM module attributes	Registered, PLL	16h	Registered, PLL	16h
22	SDRAM device attributes: general	V _{DD} tolerance = (±10%), Burst read/write, precharge all, auto precharge	0Eh	V _{DD} tolerance = (±10%), Burst read/write, precharge all, auto precharge	0Eh
23	Minimum clock cycle time at CL = X - 1	t _{CK} = 10 ns	A0h	t _{CK} = 15 ns	F0h
24	Maximum data-access time from clock at CL = X - 1	t _{AC} = 6 ns	60h	t _{AC} = 7.5 ns	75h
25	Minimum clock cycle time at CL = X − 2	N/A	00h	N/A	00h
26	Maximum data-access time from clock at CL = X − 2	N/A	00h	N/A	00h



serial presence detect (continued)

Table 1. Serial Presence-Detect Data for the TM8TU72JPW (Continued)


BYTE		TM8TU72J	PW-8	TM8TU72JPW-8A		
NO.	DESCRIPTION OF FUNCTION	ITEM	DATA	ITEM	DATA	
27	Minimum row precharge time	t _{RP} = 20 ns	14h	t _{RP} = 20 ns	14h	
28	Minimum row-active to row-active delay	t _{RRD} = 16 ns	10h	t _{RRD} = 16 ns	10h	
29	Minimum RAS-to-CAS delay	t _{RCD} = 20 ns	14h	t _{RCD} = 20 ns	14h	
30	Minimum RAS pulse width	t _{RAS} = 48 ns	30h	t _{RAS} = 48 ns	30h	
31	Density of each bank on module	64M Bytes	10h	64M Bytes	10h	
32	Command and address signal input setup time	$t_{ S} = 2 \text{ ns}$	20h	t _{IS} = 2 ns	20h	
33	Command and address signal input hold time	t _{IH} = 1 ns	10h	t _{IH} = 1 ns	10h	
34	Data signal input setup time	$t_{IS} = 2 \text{ ns}$	20h	t _{IS} = 2 ns	20h	
35	Data signal input hold time	t _{IH} = 1 ns	10h	t _{IH} = 1 ns	10h	
36-61	Superset features (may be used in the future)					
62	SPD revision	Rev. 1.2	12h	Rev. 1.2	12h	
63	Checksum for byte 0 – 62	135	87h	236	ECh	
64-71	Manufacturer's JEDEC ID code per JEP-106E	97h	9700 00h	97h	9700 00h	
72	Manufacturing location [†]	TBD		TBD		
73	Manufacturer's part number	Т	54h	Т	54h	
74	Manufacturer's part number	М	4Dh	М	4Dh	
75	Manufacturer's part number	8	38h	8	38h	
76	Manufacturer's part number	Т	54h	Т	54h	
77	Manufacturer's part number	U	55h	U	55h	
78	Manufacturer's part number	7	37h	7	37h	
79	Manufacturer's part number	2	32h	2	32h	
80	Manufacturer's part number	J	4Ah	J	4Ah	
81	Manufacturer's part number	Р	50h	Р	50h	
82	Manufacturer's part number	W	57h	W	57h	
83	Manufacturer's part number	-	2Dh	-	2Dh	
84	Manufacturer's part number	8	38h	8	38h	
85	Manufacturer's part number	SPACE	20h	А	41h	
86-90	Manufacturer's part number	SPACE	20h	SPACE	20h	
91	Die revision code [†]	TBD		TBD		
92	PCB revision code [†]	TBD		TBD		
93-94	Manufacturing date [†]	TBD		TBD		
95-98	Assembly serial number [†]	TBD		TBD		
99-125	Manufacturer-specific data†	TBD		TBD		
126	Clock Frequency	100 MHz	64h	100 MHz	64h	
127	SDRAM component and clock interconnection details	199	C7h	199	C7h	
128–166	System-integrator-specific data [‡]	TBD		TBD		
167–255	Open					

[†] TBD indicates values are determined at manufacturing time and are module-dependent.



[‡] These TBD values are determined and programmed by the customer (optional).

device symbolization



YY = Year Code

MM = Month Code


T = Assembly Site Code

-SS = Speed Code

NOTE A: Location of symbolization may vary.

BVC (R-PDIM-N168)

DUAL-IN-LINE MEMORY MODULE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-161
- D. Dimension includes depanelization variations; applies between notch and tab edge.
- E. Outline may vary above notches to allow router/panelization irregularities.

Device Number:	TM8TU72JPW	Job Number:	78040
Literature Number:	SMMS713	Location:	
Title:	TM8TU72JPW Synchronous Dynamic RAM Module	File Name:	

Final Review	Signoff	To Print Coordinator	PS for Customers	Draft Copy	Internet	Hibbert In Stock
4/20/98	4/23/98	4/27/98			4/27/98	4/30/98

Pgs		Pgs		Pgs	
14	Data Sheet		User's Guide		Data Manual
	Data Book		Handbook		Itek Copies
	Application Report		Reference Guide		Rel/Qual Report
	Other				

PRODUCT STAGE:	x Product Preview Advance Information			Advance Information		Production Data	
Product Contact:	B.J.	Jackson		Phone:	5909	MSG:	BJ72
Marcom Contact:	Marilyn Sparks			Phone:	3725	MSG:	MHOW
Writer:	Jim Williams			Phone:	4286	MSG:	JIMW
Editor:	Sylvia Lee			Phone:	2798	MSG:	1JAA

FUNCTION	DATE IN	DATE OUT	HOURS	INITIALS	COMMENTS
RDM Card	4/13/98			ME	NOTE: Update traveler using 78040online_traveler
To Writer	4/13/98	4/13/98	.5	JW	
Fmt	4/13/98	4/15			
Art	4/15	4/15			
Lbe	4/16				1st review
Wrt	4/17	4/17		JW	
Fmt	4/17	4/22		ВТ	
Wrt	4/22	4/22		JW	
Fmt	4/22	4/24		ВТ	
Wrt	4/24	4/24		JW	
LBE	4/24	4/28			
Wrt	4/28	4/29		JW	
Fmt	4/29	5/4		ВТ	
Art	5/4	5/5		LC	
Wrt	5/5	5/5		JW	

Device Number:	TM8TU72JPW	Job Number:	78040
Literature Number:	SMMS713	Location:	
Title:	TM8TU72JPW Synchronous Dynamic RAM Module	File Name:	

Final Review	Signoff	To Print Coordinator	PS for Customers	Draft Copy	Internet	Hibbert In Stock
4/20/98	4/23/98	4/27/98			4/27/98	4/30/98

Pgs		Pgs		Pgs	
14	Data Sheet		User's Guide		Data Manual
	Data Book		Handbook		Itek Copies
	Application Report		Reference Guide		Rel/Qual Report
	Other				

PRODUCT STAGE:	Product Preview	Advance Information	Producti	ion Data
Product Contact:	B.J. Jackson	Phone:	5909	MSG: BJ72
Marcom Contact:	Marilyn Sparks	Phone:	3725	MSG: MHOW
Writer:	Jim Williams	Phone:	4286	MSG: JIMW
Editor:	Sylvia Lee	Phone:	2798	MSG: 1JAA

FUNCTION	DATE IN	DATE OUT	HOURS	INI- TIALS	COMMENTS
LBE	5/5	5/8			
Wrt	5/8	5/8		JW	
LBE	5/8	5/9			
Wrt	5/9	5/13		JW	
Fmt	5/13	5/13		ВТ	
LBE	5/13	5/13			
FMT	5/13	5/13		ВТ	Signed Off
FMT	5/14	5/14		ВТ	
Wrt	5/14	5/14		JW	Signed off
Edit	5/14	5/14	4	SL	-proofed against source and R/Led copies A-G
					-edited
					-to writer for questions
					-then will neeed to send to FMT/ART for changes
					-asked Michelle to update Channel Media
Jim	5/14	5/18			
FMT	5/18	6/1		ВТ	
Wrt	6/1	6/3		JW	



Device Number:	TM8TU72JPW	Job Number:	78040
Literature Number:	SMMS713	Location:	
Title:	TM8TU72JPW Synchronous Dynamic RAM Module	File Name:	

Final Review	Signoff	To Print Coordinator	PS for Customers	Draft Copy	Internet	Hibbert In Stock
4/20/98	4/23/98	4/27/98			4/27/98	4/30/98

Pgs		Pgs		Pgs	
14	Data Sheet		User's Guide		Data Manual
	Data Book		Handbook		Itek Copies
	Application Report		Reference Guide		Rel/Qual Report
	Other				

PRODUCT STAGE:	Product Preview Advance Informati		Production	on Data
Product Contact:	B.J. Jackson	Phone:	5909	MSG: BJ72
Marcom Contact:	Marilyn Sparks	Phone:	3725	MSG: MHOW
Writer:	Jim Williams	Phone:	4286	MSG: JIMW
Editor:	Sylvia Lee	Phone:	2798	MSG: 1JAA

FUNCTION	DATE IN	DATE OUT	HOURS	INI- TIALS	COMMENTS
Prt Chk	6/8	6/8	1	SL	-proofed against 6/3/98 preliminary print check
					-checked out RDM Edit copy to add a hyphen in the 2nd Features bullet
					-printed entire data sheet
					-did final print check on newly printed data sheet
					-signed off
					-checked RDM Edit copy back into RDM
					-to writer for other signatures
Jim	6/8/98				



Device Number: Literature Number:	TM8TU72JPW SMMS713	Job Number: Location:	78040
Title:	TM8TU72JPW Synchronous Dynamic RAM Module	File Name:	

Final Review	Signoff	To Print Coordinator	PS for Customers	Draft Copy	Internet	Hibbert In Stock
4/20/98	4/23/98	4/27/98			4/27/98	4/30/98

Pgs		Pgs		Pgs	
14	Data Sheet		User's Guide		Data Manual
	Data Book		Handbook		Itek Copies
	Application Report		Reference Guide		Rel/Qual Report
	Other				

PRODUCT STAGE:	Product Preview	Advance Information	Product	ion Data
Product Contact:	B.J. Jackson	Phone:	5909	MSG: BJ72
Marcom Contact:	Marilyn Sparks	Phone:	3725	MSG: MHOW
Writer:	Jim Williams	Phone:	4286	MSG: JIMW
Editor:	Sylvia Lee	Phone:	2798	MSG: 1JAA

FUNCTION	DATE IN	DATE OUT	HOURS	INI- TIALS	COMMENTS

SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040



SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040
SMMS713 Jim Williams TM8TU72JPW	78040	SMMS713 Jim Williams TM8TU72JPW	78040

TECHNICAL DOCUMENTATION SERVICES

First Review: TM8TU72JPW Synchronous Dynamic RAM Module

Literature Number: SMMS713

TDS Job #: 78040
Device Number(s): TM8TU72JPW

Scheduled printing date: 4/27/98

Distributed: Return by:

From:	rom: Jim Williams		4286	JIMW	M/S: 640
Engineerin	g Reviewers:	B.J. Jackson	_		
			-		
			-		

The purpose of this review is to identify technical inaccuracies, missing information, and organizational problems. As you review this datasheet, please:

- Verify technical accuracy.
- Provide detailed redlines and any additional source as needed.

In order to meet the scheduled to-print date, please make every effort to complete this review and return to TDS before 4:00 p.m. on .

Thank you for your cooperation.

Jim Williams



Review: TM8TU72JPW Synchronous Dynamic RAM Module Literature Number: SMMS713 TDS Job #: 78040 e Number(s): TM8TU72JPW Scheduled printing date: 4/27/98 Distributed: Return by: From: Jim Williams 4286 JIMW M/S: 640 Engineering Reviewers: B.J. Jackson Revisions to this datasheet were based on the previous review and recent updates. Please verify and send an additional corrections or changes to TDS before 4:00 p.m. on . Thank you for your cooperation.					
Literature Number: SMMS713 TDS Job #: 78040 e Number(s): TM8TU72JPW Scheduled printing date: 4/27/98 Distributed: Return by: From: Jim Williams 4286 JIMW M/S: 640 Engineering Reviewers: B.J. Jackson Revisions to this datasheet were based on the previous review and recent updates. Please verify and send an additional corrections or changes to TDS before 4:00 p.m. on .			TECHNICAL DOCU	MENTATION SERVIC	ES
TDS Job #: 78040 e Number(s): TM8TU72JPW Scheduled printing date: 4/27/98 Distributed: Return by: From: Jim Williams 4286 JIMW M/S: 640 Engineering Reviewers: B.J. Jackson Revisions to this datasheet were based on the previous review and recent updates. Please verify and send an additional corrections or changes to TDS before 4:00 p.m. on .		Review: TM8T	U72JPW Synchror	nous Dynamic RAM	Module
Distributed: Return by: From: Jim Williams 4286 JIMW M/S: 640 Engineering Reviewers: B.J. Jackson Revisions to this datasheet were based on the previous review and recent updates. Please verify and send an additional corrections or changes to TDS before 4:00 p.m. on					
Distributed: Return by: From: Jim Williams 4286 JIMW M/S: 640 Engineering Reviewers: B.J. Jackson Revisions to this datasheet were based on the previous review and recent updates. Please verify and send an additional corrections or changes to TDS before 4:00 p.m. on .	Number(s):	TM8TU72JPW			
Return by: From: Jim Williams 4286 JIMW M/S: 640 Engineering Reviewers: B.J. Jackson Revisions to this datasheet were based on the previous review and recent updates. Please verify and send an additional corrections or changes to TDS before 4:00 p.m. on .	Scheduled ——	printing date: 4/27/98			
Engineering Reviewers: B.J. Jackson Revisions to this datasheet were based on the previous review and recent updates. Please verify and send an additional corrections or changes to TDS before 4:00 p.m. on .					
Revisions to this datasheet were based on the previous review and recent updates. Please verify and send an additional corrections or changes to TDS before 4:00 p.m. on .	From:	Jim Williams	4286	JIMW	M/S: 640
additional corrections or changes to TDS before 4:00 p.m. on .	Liigiilooiiii				
	Revis	sions to this datasheet were	based on the previous	s review and recent upo	dates. Please verify and send any
Thank you for your cooperation.	addit	ional corrections or changes	s to TDS before 4:00	p.m. on .	
	Than	k you for your cooperation.			



Jim Williams

TECHNICAL DOCUMENTATION SERVICES

Final Review: TM8TU72JPW Synchronous Dynamic RAM Module

Literature Number: SMMS713

TDS Job #: 78040
Device Number(s): TM8TU72JPW

Scheduled printing date: 4/27/98

Distributed: Return by:

From: Jim Williams 4286 JIMW M/S: 640

The attached datasheet is ready for final approval, signoff, and printing.

Please sign and date this form and return to TDS before 4:00 on ...

Any major changes at this time will affect the printing schedule.

		Sign Off for Print	Date
Engineering Reviewers:	B.J. Jackson		
Marketing:			
		_	
Writer:	Jim Williams		
Editor:	Sylvia Lee		
Illustrator:	L. Coleman or B. Herke		
Format:	M. Pope or B. Tucker		

MarCom: Please <u>indicate the print quantity and fullfillment channels</u>, and sign below. Please send the distribution to the print coordinator as soon as possible.



Print Quantity:		
Marcom Manager:	Marilyn Sparks	

Channel	Yes	No
Internet		
Fax Servers		

Channel	Yes	No
Field Sales Office CD ROM		
Product Specific CD ROM		

Channel	Yes	No
Hibbert		
Print on Demand		

Collation List

Literature Number: Lit # TDS Job #: 78040

TM8TU72JPW Synchronous Dynamic RAM Module

Collation List file name

78040a.ps

Item	# of Pages	File Name	Page Numbers
Cover (see note 1)	0 or 4	78040b.ps	_
Title Page	1	78040c.ps	i (Implied)
Important Notice	1	78040d.ps (Note: This MUST be a separate file!)	ii (implied)
Preface		78040e.ps	iii to ?
TOC		78040f.ps	
Chapter 1 (sse note 2)		78040g.ps	1 –1 to 1 –?
Chapter 2 (If a section has more than 1 file, create the entry this way.)		78040h.ps 78040i.ps	2 –1 to 2 – ? 2 – ? to 2 – ?
Chapter 3		78040j.ps	3 –1 to 3 – ?
Chapter 4		78040k.ps	4 –1 to 4 – ?
Chapter 5		78040l.ps	5 –1 to 5 – ?
Chapter 6		78040m.ps	6 –1 to?
Appendix A		78040n.ps	A –1 to ?
Index		78040o.ps	Index-1 to Index-
Notes (see note 3)	1 or pad to total	UG_NOTES_LEFT.ps UG_NOTES_RIGHT.ps	NEW FSO file
	1	sszza01k.ps	date code:A032597
Business Reply Card (see note 1.)	_		_
Reference Card (see note 1.)	-		? pages

Total Pages (see note 4) ? (multiple of 4)

Notes

- 1. Cover:
- If your book has a blue and yellow cover, enter 0 (do not count the covers, reference cards, etc.)
- If your book has a self-cover, enter 4 (front and back cover as 4 pages).
- 2. Add as many rows as necessary for chapters, filenames, etc.



- 3. The Notes and Field Sales Office (FSO) listing count as 2 pages and the print vendor pads the last signature with the correct number of notes pages as needed.
- 4. The **Total Pages** should be a multiple of 4. The FSO is included on all documents; add notes page to create even signatures (which must be a multiple of 4).
- 5. If you have more than 26 files, use "78040za 78040zz; then 78040zza 78040zzz;



Additional Information for Printer

<u>Symbols</u>
Symbol A Symbol B Symbols
Symbols Symbols
Symbols Symbols
<u>Symbols</u>
Math A
Operating System:
Operating System: SunOS 4.1.3
Authoring/Word Processing Software:
Interleaf 5.4.1
Media:
1/4" tape cartridge (DC6150)
PostScript Information: All fonts should be self-contained in the PostScript files. PostScript
All fortis should be self-contained in the PostScript lifes. PostScript
files are FTPs or written to tape in UNIX TAR format by default; other
formats can be arranged with prior conditions



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated