# TMC

## Description

The **TM54S816T** is organized as 4-bank x 2097152-word x 16-bit(**8Mx16**), fabricated with high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

# Features

- Package: 400-mil 54-pin TSOP(II)
- JEDEC PC133/PC100 compatible
- Single 3.3V Power Supply
- LVTTL Signal Compatible
- Programmable
  - CAS Latency (3 or 2 clocks)
  - Burst Length (1,2,4, 8 & full page)
  - Burst type (Sequential & Interleave)
- Burst read/write and burst read/single write operations capability

- Byte control(DQML and DQMU)
- Auto and Self Refresh
- 64ms refresh period (4K Refresh)
- 12-Row x 9-Column organization
- 4-Bank operation controlled by BA1, BA0
- Pin36 and 40 are "No Connected"
- Fully synchronous operation referenced to clock rising edge

# Frequency vs. AC Parameter

| Symbol           | Parameter                       | - 6 | - 7 | - 8 | Unit |
|------------------|---------------------------------|-----|-----|-----|------|
| t <sub>CK</sub>  | Min. clock cycle time @CL=3     | 6   | 7   | 8   | ns   |
| f <sub>CK</sub>  | Max. operating frequency @CL=3  | 166 | 143 | 125 | Mhz  |
| t <sub>AC</sub>  | Max. access time from CLK @CL=3 | 5.0 | 5.4 | 6.0 | ns   |
| t <sub>rcd</sub> | Min. row to column delay        | 18  | 18  | 20  | ns   |

### **Pin Description**

TMC

| Pin Name | Function              | Pin Name  | Function                   |
|----------|-----------------------|-----------|----------------------------|
| CLK      | Master Clock          | DQML/DQMU | Output Disable(Write Mask) |
| CKE      | Clock Enable          | A0-11     | Address Input              |
| /CS      | Chip Select           | BA1,BA0   | Bank Address               |
| /RAS     | Row Address Strobe    | Vdd       | Power Supply               |
| /CAS     | Column Address Strobe | VddQ      | Power Supply for Output    |
| /WE      | Write Enable          | Vss/VssQ  | Ground                     |
| DQ0~DQ15 | Data I/O              | NC        | No Connection              |



2

For reference only.

# **Pin Function**

TMC

| Pin       | Name                                       | Pin Function   |
|-----------|--|--|
| CLK       | System clock                               | Active on the positive going edge to sample all<br>inputs.   |
| /CS       | Chip select                                | Disables or enables device operation by<br>masking or enabling all inputs except<br>CLK,CKE and DQML/DQMU.   |
| CKE       | Clock enable                               | Masks system clock to freeze operation from<br>the next clock cycle. CKE should be enabled at<br>least one cycle prior to new command. Disable<br>input buffers for power down in standby. |
| A0~A11    | Address input                              | Row/column addresses are multiplexed on the<br>same pins. Row address:A0~A11, Column<br>address:A0~A7  |
| BA1,BA0   | Bank address                               | Selects bank to be activated during row address<br>latch time. Selects bank for read/write during<br>column address latch time.  |
| /RAS      | Row address strobe                         | Latches row addresses on the positive going<br>edge of the CLK with /RAS low. Enables rows<br>access & pre-charge.   |
| /CAS      | Column address strobe                      | Latches column addresses on the positive going<br>edge of the CLK with /CAS low. Enables<br>column access.   |
| /WE       | Write enable                               | Enables write operation and row pre-charge.<br>Latches data in starting from /CAS./WE active.  |
| DQMU/DQML | Data I/O mask                              | Makes data output Hi-Z, Tshz after the clock<br>and masks the output. Blocks data input when<br>DQML/DQMU active.  |
| DQ0~15    | Data input/output                          | Data inputs/outputs are multiplexed on the<br>same pins.   |
| Vdd/Vss   | Power supply/ground                        | Power and ground for the input buffers and the<br>core logic.  |
| VddQ/VssQ | Data output power /<br>ground              | Isolated power supply and ground for the<br>output buffers to provide improved noise<br>immunity.  |
| NC/RFU    | No connection /<br>reserved for future use | This pin is recommended to be left no<br>connection on the device.   |

3

For reference only.

### Absolute maximum ratings

TMC

| Parameter                          | Symbol    | Ratings     | Unit |
|------------------------------------|-----------|-------------|------|
| Voltage on any pin relative to Vss | VIN, VOUT | -0.5 to 4.6 | V    |
| Voltage supply relative to Vss     | Vdd,VddQ  | -0.5 to 4.6 | V    |
| Operating temperature              | Topr      | 0 to +70    | °С   |
| Power dissipation                  | PD        | 1           | W    |
| Output Shorted current             | los       | 50          | mA   |

DC OPERATING CONDITIONS

Recommended operating conditions(Referenced to Vss=0V,T<sub>A</sub>=0°C to 70°C)

| Parameter                    | Symbol                           | Min. | Тур. | Max. | Unit |
|------------------------------|----------------------------------|------|------|------|------|
| Power Supply Voltage         | Vdd, VddQ                        | 3.0  | 3.3  | 3.6  | V    |
| Input Logic High Voltage     | VIH                              | 2.0  | -    | Vdd  | V    |
| Input Logic Low Voltage      | VIL                              | -0.3 | -    | 0.8  | V    |
| Output Logic High Voltage    | Voh                              | 2.4  | -    | -    | V    |
| Output Logic Low Voltage     | Vol                              | -    | -    | 0.4  | V    |
| Input/Output Leakage Current | I <sub>IL,</sub> I <sub>OL</sub> | -5   | -    | 5    | μA   |

#### DC Characteristics

(Recommended operating condition  $T_A = 0^{\circ}$ C to  $70^{\circ}$ C, unless otherwise noted.)

| Parameter  | Symbol Test Conditions |  |  | Limits |     |    |  |
|--|------------------------|--|--|--------|-----|----|--|
|  | -                      |  | -6                                     | -7     | -8  |    |  |
| Operating Current<br>(One bank active)               | I <sub>CC1</sub>       | Burst length=1, CL=3,<br>$t_{RC} = t_{RC}(min), t_{CK} = t_{CK}(min)$        | 120 110 100                            |        |     | mA |  |
| Pre-charge Standby Current in<br>Power Down Mode     | I <sub>CC2</sub> P     | CKE <v<sub>IL(max), t<sub>CK</sub> = 15ns 2</v<sub>                          |  |        |     | mA |  |
| r ower Bown Mode                                     | ICC2PS                 | CKE & CLK <vil(max)< td=""><td></td><td>2</td><td></td><td></td></vil(max)<> |  | 2      |     |    |  |
| Pre-charge Standby Current in<br>Non-Power Down Mode | I <sub>CC2</sub> N     | /CS =CKE >V <sub>IH</sub> (min),<br>t <sub>CK</sub> = 15ns                   |  |        |     |    |  |
|  | I <sub>CC2</sub> NS    | /CS=CKE >V <sub>II</sub> (min),<br>CLK< V <sub>IL</sub> (max)                | 15                                     |        |     |    |  |
| Active Standby Current in Power<br>Down Mode         | ICC3P                  | CKE <v<sub>IL(max), t<sub>CK</sub> =15ns 7</v<sub>                           |  |        | mA  |    |  |
| Down Mode  | I <sub>CC3</sub> PS    | CKE & CLK <vil(max)< td=""><td colspan="3">5</td><td></td></vil(max)<>       | 5                                      |        |     |    |  |
| Active Standby Current in<br>Non-Power Down Mode     | I <sub>CC3</sub> N     | /CS=CKE>V <sub>IH</sub> (min),<br>t <sub>CK</sub> =15ns                      | 35                                     |        |     | mA |  |
|  | I <sub>CC3</sub> NS    | /CS=CKE>V <sub>IH</sub> (min),<br>CLK < V <sub>IL</sub> (max)                | 30                                     |        |     |    |  |
| Operating Current (Burst)                            | I <sub>CC4</sub>       | BL=4,CL=3,All Banks Active   | 3L=4,CL=3,All Banks Active 160 150 140 |        | 140 | mA |  |
| Auto Refresh Current                                 | I <sub>CC5</sub>       | CBR Command, t <sub>CK</sub> = t <sub>CK</sub> (min)                         | 160 150 140                            |        | mA  |    |  |
| Self Refresh Current ICC6                            |                        | CKE < 0.2V   | 2                                      |        | mA  |    |  |

For reference only.

4

### AC Characteristics

Recommended operating conditions(Vdd=VddQ=3.3V,Vss=0V,T\_A= 0 to 70°C)

|      | Symbol           | Parameter                    | -6  |     | -7  |     | -8  |     | Unit |
|------|------------------|------------------------------|-----|-----|-----|-----|-----|-----|------|
|      |                  |                              | Min | Max | Min | Max | Min | Max |      |
| 1    | t <sub>CK</sub>  | Clock Cycle Time,CL=3        | 6,0 |     | 7.0 |     | 8.0 |     | ns   |
| 2    | f <sub>CK</sub>  | Clock Frequency,CL=3         |     | 166 |     | 143 |     | 125 | Mhz  |
| 3    | t <sub>AC</sub>  | Clock Access Time, CL=3      |     | 5.0 |     | 5.4 |     | 6.0 | ns   |
| 4    | t <sub>CH</sub>  | Clock High Pulse Width       | 2.5 |     | 2.5 |     | 2.5 |     | ns   |
| 5    | tcl              | Clock Low Pulse Width        | 2.5 |     | 2.5 |     | 2.5 |     | ns   |
| 6    | t <sub>IS</sub>  | Input Setup time(all inputs) | 1.5 |     | 1.5 |     | 1.5 |     | ns   |
| 7    | t <sub>IH</sub>  | Input Hold time(all inputs)  | 0,8 |     | 0.8 |     | 0.8 |     | ns   |
| 8    | toH              | Data-out Hold time           | 1.5 |     | 1.8 |     | 2.0 |     | ns   |
| 9    | tT               | Transition time of clock     | 1,0 | 10  | 1.0 | 10  | 1.0 | 10  | ns   |
| - 10 | t <sub>RCD</sub> | Row to Column delay          | 18  |     | 18  |     | 20  |     | ns   |
| 11   | t <sub>RC</sub>  | Row Cycle time               | 60  |     | 63  |     | 67  |     | ns   |
| 12   | <b>t</b> RAS     | Row active time              | 42  |     | 42  |     | 45  |     | ns   |
| 13   | t <sub>RP</sub>  | Row Pre-charge time          | 15  |     | 18  |     | 20  |     | ns   |
| - 14 | t <sub>RRD</sub> | Row active to active delay   | 12  |     | 14  |     | 15  |     | ns   |
| 15   | t <sub>REF</sub> | Refresh time                 | 64  |     | 64  |     | 64  |     | ms   |

For reference only.

5

TMC



6

For reference only.