



Sample &

Buy





TEXAS INSTRUMENTS

**TLV521** SNOSD26 – MAY 2016

# TLV521 NanoPower, 350nA, RRIO, CMOS Input, Operational Amplifier

# 1 Features

- Unmatched Price Performance
- For  $V_S = 3.3$  V, Typical Unless Otherwise Noted
  - Ultra-low Supply Current
    - 350 nA Typical, 500 nA Maximum
  - Wide Operating Voltage Range 1.7 V to 5.5 V
  - Low TCV<sub>OS</sub> 1.5 µV/°C
  - V<sub>OS</sub> 3 mV (Max)
  - Input Bias Current 1 pA
  - PSRR 100 dB
  - CMRR 90 dB
  - Open-Loop Gain 110 dB
  - Gain Bandwidth Product 6 kHz
  - Slew Rate 2.5 V/ms
  - − Input Voltage Noise at f = 100 Hz 300 nV/√Hz
  - Temperature Range -40°C to 125°C
  - Rail to Rail Input and Output (RRIO)

# 2 Applications

- Wireless Remote Sensors
- Powerline Monitoring
- Power Meters
- Battery Powered Industrial Sensors
- Micropower Oxygen Sensor and Toxic Gas Sensor
- Active RFID Readers
- · Zigbee Based Sensors for HVAC Control
- Sensor Network Powered by Energy Scavenging
- Current Sensing
- Glucose Monitoring

# 3 Description

The TLV521 350 nA nanopower op amp offers optimum price performance in TI's nanopower family of operational amplifiers. The TLV521 has a carefully designed CMOS input stage enabling very low Ibias of 1 pA, thereby reducing  $I_{BIAS}$  and  $I_{OS}$  errors that would otherwise impact sensitive applications like Megaohm resistance, high-impedance photodiode and charge sense situations. Additionally, built-in EMI protection reduces sensitivity to unwanted RF signals from sources like mobile phones and RFID readers.


The TLV521 is offered in the 5-pin SC70 package, and operates from  $-40^{\circ}$ C to  $125^{\circ}$ C.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TLV521	SC70 (5)	2.00 mm x 1.25 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Nanopower Supply Current





Texas Instruments

www.ti.com

# **Table of Contents**


1	1				
Applications 1					
1	3				
2	4				
2	5				
	6				
3					
3					
ons 3					
3					
4					
5					
11	7				
11					
11					
11					
ons	7				

	7.4	Device Functional Modes	11
8	App	lications and Implementation	12
	8.1	Application Information	12
	8.2	Typical Applications	
9	Pow	er Supply Recommendations	17
10	Lay	out	18
		Layout Guidelines	
		Layout Example	
11	Dev	ice and Documentation Support	19
	11.1	Device Support	19
	11.2	Documentation Support	19
	11.3	Community Resources	19
	11.4	Trademarks	19
	11.5	Electrostatic Discharge Caution	19
	11.6	Glossary	19
12		hanical, Packaging, and Orderable	
	Info	mation	20

# 4 Revision History

DATE	REVISION	NOTES
May 2016	* Initial release.	

# 5 Pin Configuration and Functions



### **Pin Functions**

PIN		ТҮРЕ	DESCRIPTION	
NO.	NAME	TIPE	DESCRIPTION	
1	OUT	0	Output	
2	V–	Р	Negative Power Supply	
3	IN+	I	Noninverting Input	
4	IN–	I	Inverting Input	
5	V+	Р	Positive Power Supply	

# 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Any pin relative to V <sup>-</sup>		-0.3	6	V
IN+, IN–, OUT Pins		V <sup>-</sup> – 0.3 V	V <sup>+</sup> + 0.3 V	V
V <sup>+</sup> , V <sup>−</sup> , OUT Pins			40	mA
Differential Input Voltage (V <sub>IN+</sub> - V <sub>IN-</sub> )		-300	300	mV
Junction Temperature		-40	150	°C
Mounting Temperature	Infrared or Convection (30 sec.)		260	°C
	Wave Soldering Lead Temp. (4 sec.)		260	°C
Storage temperature, T <sub>stq</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\left( 2\right) }$	±1000	V
		Machine Model	±200	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
Temperature Range	-40	125	°C
Supply Voltage ( $V_S = V^+ - V^-$ )	1.7	5.5	V

(1) Absolute Maximum Ratings indicate limits beyond which damage may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For ensured specifications and test conditions, see Electrical Characteristics.

### 6.4 Thermal Information

		TLV521	
	THERMAL METRIC <sup>(1)</sup>	DCK (SC70)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	269.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	93.7	°C/W
$R_{\theta J B}$	Junction-to-board thermal resistance	48.8	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	2	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	47.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

Unless otherwise specified, all limits for  $T_A = 25^{\circ}C$ , V<sup>+</sup> = 3.3 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2, and R<sub>L</sub> > 1 MΩ.<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OS</sub>	Input Offset Voltage	V <sub>CM</sub> = 0.3 V	-3	0.1	3	
		$V_{CM} = 3 V$	-3	0.1	3	mV
TCV <sub>OS</sub>	Input Offset Voltage Drift			±1.5		µV/°C
I <sub>BIAS</sub>	Input Bias Current			1		pА
I <sub>OS</sub>	Input Offset Current			50		fA
CMRR	Common Mode Rejection Ratio	$0 \text{ V} \leq \text{V}_{CM} \leq 3.3 \text{ V}$	70	90		dB
		$0 \text{ V} \leq \text{V}_{\text{CM}} \leq 2.2 \text{ V}$		100		uБ
PSRR	Power Supply Rejection Ratio	$V^{+}$ = 1.8 V to 3.3 V; $V_{CM}$ = 0.3 V	80	100		dB
CMVR	Common Mode Voltage Range	CMRR ≥ 70 dB	0		3.3	V
A <sub>VOL</sub>	Large Signal Voltage Gain	$V_O = 0.5 V$ to 2.8 V $R_L = 100 k\Omega$ to V <sup>+</sup> /2	80	110		dB
Vo	Output Swing High	$R_L = 100 \text{ k}\Omega \text{ to V}^+/2$ $V_{IN}(diff) = 100 \text{ mV}$		3	50	mV from
	Output Swing Low	$R_L = 100 \text{ k}\Omega \text{ to V}^+/2$ V <sub>IN</sub> (diff) = -100 mV		2	50	either rail
IO	Output Current	Sourcing, V <sub>O</sub> to V <sup>-</sup> V <sub>IN</sub> (diff) = 100 mV		11		
		Sinking, V <sub>O</sub> to V <sup>+</sup> V <sub>IN</sub> (diff) = −100 mV		12		— mA
I <sub>S</sub>	Supply Current	V <sub>CM</sub> = 0.3 V		350	500	nA

(1) Electrical Characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that TJ = TA. Parametric performance, as indicated in the electrical tables, is not ensured under conditions of self heating where TJ > TA. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

### 6.6 AC Electrical Characteristics<sup>(1)</sup>

Unless otherwise specified, all limits for  $T_A = 25^{\circ}C$ , V<sup>+</sup> = 3.3 V, V<sup>-</sup> = 0 V, V<sub>CM</sub> = V<sub>O</sub> = V<sup>+</sup>/2, and R<sub>L</sub> > 1 M $\Omega$ .

	PARAMETER	TEST CONDITIONS		MIN (2)	<b>TYP</b> (3)	MAX (2)	UNIT
GBW	Gain-Bandwidth Product	$C_L = 20 \text{ pF}, R_L = 10$	00 kΩ		6		kHz
SR	Slew Rate	$A_V = +1,$	Falling Edge		2.9		V/ms
		$V_{IN} = 0 V \text{ to } 3.3 V$	Rising Edge		2.5		v/ms
θ <sub>m</sub>	Phase Margin	$C_{L} = 20 \text{ pF}, R_{L} = 10$	00 kΩ		73		deg
G <sub>m</sub>	Gain Margin	$C_{L} = 20 \text{ pF}, R_{L} = 10$	00 kΩ		19		dB
en	Input-Referred Voltage Noise Density	f = 100 Hz			300		nV/√Hz
	Input-Referred Voltage Noise	0.1 Hz to 10 Hz			22		μV <sub>PP</sub>
I <sub>n</sub>	Input-Referred Current Noise	f = 100 Hz			100		fA/√Hz
EMIRR	EMI Rejection Ratio, IN+ and IN- <sup>(4)</sup>	V <sub>RF_PEAK</sub> = 100 mV f = 400 MHz	/ <sub>P</sub> (−20 dB <sub>P</sub> ),		121		
		V <sub>RF_PEAK</sub> = 100 mV f = 900 MHz	/ <sub>P</sub> (−20 dB <sub>P</sub> ),		121		
		V <sub>RF_PEAK</sub> = 100 mV f = 1800 MHz	/ <sub>P</sub> (−20 dB <sub>P</sub> ),		124		dB
		V <sub>RF_PEAK</sub> = 100 mV f = 2400 MHz	/ <sub>P</sub> (−20 dB <sub>P</sub> ),		142		

(1) Electrical Characteristics values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device such that TJ = TA. Parametric performance, as indicated in the electrical tables, is not ensured under conditions of self heating where TJ > TA. Absolute Maximum Ratings indicate junction temperature limits beyond which the device may be permanently degraded, either mechanically or electrically.

(2) All limits are ensured by testing, statistical analysis or design.

(3) Typical values represent the most likely parametric norm at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) The EMI Rejection Ratio is defined as EMIRR =  $20\log (VRF_PEAK/\Delta VOS)$ .


TLV521 SNOSD26-MAY 2016



www.ti.com


### 6.7 Typical Characteristics


At  $T_J = 25^{\circ}$ C, unless otherwise specified.





## **Typical Characteristics (continued)**






TEXAS INSTRUMENTS

www.ti.com

# **Typical Characteristics (continued)**






8



# **Typical Characteristics (continued)**

At  $T_J = 25^{\circ}$ C, unless otherwise specified.




Texas Instruments

www.ti.com

# **Typical Characteristics (continued)**

At  $T_J = 25^{\circ}$ C, unless otherwise specified.





### 7 Detailed Description

### 7.1 Overview

The TLV521 is fabricated with Texas Instruments' state-of-the-art VIP50 process. This proprietary process dramatically improves the performance of Texas Instruments' low-power and low-voltage operational amplifiers. The following sections showcase the advantages of the VIP50 process and highlight circuits which enable ultra-low power consumption.

### 7.2 Functional Block Diagram




Figure 29. Block Diagram

### 7.3 Feature Description

The amplifier's differential inputs consist of a noninverting input (IN+) and an inverting input (IN–). The amplifier amplifies only the difference in voltage between the two inputs, which is called the differential input voltage. The output voltage of the op-amp Vout is given by Equation 1:

$$V_{OUT} = A_{OL} (IN^+ - IN^-)$$

(1)

where  $A_{OL}$  is the open-loop gain of the amplifier, typically around 100 dB.

### 7.4 Device Functional Modes

### 7.4.1 Input Stage

The TLV521 has a rail-to-rail input which provides more flexibility for the system designer. Rail-to-rail input is achieved by using in parallel, one PMOS differential pair and one NMOS differential pair. When the common mode input voltage ( $V_{CM}$ ) is near V+, the NMOS pair is on and the PMOS pair is off. When  $V_{CM}$  is near V-, the NMOS pair is off and the PMOS pair is on. When  $V_{CM}$  is between V+ and V-, internal logic decides how much current each differential pair will get. This special logic ensures stable and low distortion amplifier operation within the entire common mode voltage range.

Because both input stages have their own offset voltage ( $V_{OS}$ ) characteristic, the offset voltage of the TLV521 becomes a function of  $V_{CM}$ .  $V_{OS}$  has a crossover point at 1.0 V below V+. Refer to the ' $V_{OS}$  vs.  $V_{CM}$ ' curve in the Typical Performance Characteristics section. Caution should be taken in situations where the input signal amplitude is comparable to the  $V_{OS}$  value and/or the design requires high accuracy. In these situations, it is necessary for the input signal to avoid the crossover point. In addition, parameters such as PSRR and CMRR which involve the input offset voltage will also be affected by changes in  $V_{CM}$  across the differential pair transition region.

### 7.4.2 Output Stage

The TLV521 output voltage swings 3 mV from rails at 3.3-V supply, which provides the maximum possible dynamic range at the output. This is particularly important when operating on low supply voltages.

The TLV521 Maximum Output Voltage Swing defines the maximum swing possible under a particular output load. The TLV521 output swings 50 mV from the rail at 5-V supply with an output load of 100 k $\Omega$ .

### 8 Applications and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TLV521 is specified for operation from 1.7 V to 5.5 V ( $\pm$ 0.85 V to  $\pm$ 2.275 V). The TLV521 features rail to rail input and rail-to-rail output swings while consuming only nanowatts of power. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics* section.

### 8.1.1 Driving Capacitive Load

The TLV521 is internally compensated for stable unity gain operation, with a 6-kHz, typical gain bandwidth. However, the unity gain follower is the most sensitive configuration to capacitive load. The combination of a capacitive load placed at the output of an amplifier along with the amplifier's output impedance creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response will be under damped which causes peaking in the transfer and, when there is too much peaking, the op amp might start oscillating.




Figure 30. Resistive Isolation of Capacitive Load

In order to drive heavy capacitive loads, an isolation resistor,  $R_{ISO}$ , should be used, as shown in Figure 30. By using this isolation resistor, the capacitive load is isolated from the amplifier's output. The larger the value of  $R_{ISO}$ , the more stable the amplifier will be. If the value of  $R_{ISO}$  is sufficiently large, the feedback loop will be stable, independent of the value of  $C_L$ . However, larger values of  $R_{ISO}$  result in reduced output swing and reduced output current drive.

Recommended minimum values for  $R_{ISO}$  are given in the following table, for 5-V supply. Figure 31 shows the typical response obtained with the  $C_L = 50$  pF and  $R_{ISO} = 154$  k $\Omega$ . The other values of  $R_{ISO}$  in the table were chosen to achieve similar dampening at their respective capacitive loads. Notice that for the TLV521 with larger  $C_L$  a smaller  $R_{ISO}$  can be used for stability. However, for a given  $C_L$  a larger  $R_{ISO}$  will provide a more damped response. For capacitive loads of 20 pF and below no isolation resistor is needed.

CL	R <sub>ISO</sub>
0 – 20 pF	not needed
50 pF	154 kΩ
100 pF	118 kΩ
500 pF	52.3 kΩ
1 nF	33.2 kΩ
5 nF	17.4 kΩ
10 nF	13.3 kΩ






Figure 31. Step Response

### 8.1.2 EMI Suppression

The near-ubiquity of cellular, Bluetooth, and Wi-Fi signals and the rapid rise of sensing systems incorporating wireless radios make electromagnetic interference (EMI) an evermore important design consideration for precision signal paths. Though RF signals lie outside the op amp band, RF carrier switching can modulate the DC offset of the op amp. Also some common RF modulation schemes can induce down-converted components. The added DC offset and the induced signals are amplified with the signal of interest and thus corrupt the measurement. The TLV521 uses on chip filters to reject these unwanted RF signals at the inputs and power supply pins; thereby preserving the integrity of the precision signal path.

Twisted pair cabling and the active front-end's common-mode rejection provide immunity against low-frequency noise (i.e. 60-Hz or 50-Hz mains) but are ineffective against RF interference. Even a few centimeters of PCB trace and wiring for sensors located close to the amplifier can pick up significant 1 GHz RF. The integrated EMI filters of the TLV521 reduce or eliminate external shielding and filtering requirements, thereby increasing system robustness. A larger EMIRR means more rejection of the RF interference. For more information on EMIRR, please refer to AN-1698.

### 8.2 Typical Applications

### 8.2.1 60-Hz Twin T-Notch Filter




Figure 32. 60-Hz Notch Filter



### **Typical Applications (continued)**

### 8.2.1.1 Design Requirements

Small signals from transducers in remote and distributed sensing applications commonly suffer strong 60-Hz interference from AC power lines. The circuit of Figure 32 notches out the 60 Hz and provides a gain  $A_V = 2$  for the sensor signal represented by a 1-kHz sine wave. Similar stages may be cascaded to remove  $2^{nd}$  and  $3^{rd}$  harmonics of 60 Hz. Thanks to the nA power consumption of the TLV521, even 5 such circuits can run for 9.5 years from a small CR2032 lithium cell. These batteries have a nominal voltage of 3 V and an end of life voltage of 2 V. With an operating voltage from 1.7 V to 5.5 V the TLV521 can function over this voltage range.

### 8.2.1.2 Detailed Design Procedure

The notch frequency is set by  $F_0 = 1 / 2\pi RC$ . To achieve a 60-Hz notch use  $R = 10 M\Omega$  and C = 270 pF. If eliminating 50-Hz noise, which is common in European systems, use  $R = 11.8 M\Omega$  and C = 270 pF.

The Twin T Notch Filter works by having two separate paths from  $V_{IN}$  to the amplifier's input. A low frequency path through the resistors R - R and another separate high frequency path through the capacitors C - C. However, at frequencies around the notch frequency, the two paths have opposing phase angles and the two signals will tend to cancel at the amplifier's input.

To ensure that the target center frequency is achieved and to maximize the notch depth (Q factor) the filter needs to be as balanced as possible. To obtain circuit balance, while overcoming limitations of available standard resistor and capacitor values, use passives in parallel to achieve the 2C and R/2 circuit requirements for the filter components that connect to ground.

To make sure passive component values stay as expected clean board with alcohol, rinse with deionized water, and air dry. Make sure board remains in a relatively low humidity environment to minimize moisture which may increase the conductivity of board components. Also large resistors come with considerable parasitic stray capacitance which effects can be reduced by cutting out the ground plane below components of concern.

Large resistors are used in the feedback network to minimize battery drain. When designing with large resistors, resistor thermal noise, op amp current noise, as well as op amp voltage noise, must be considered in the noise analysis of the circuit. The noise analysis for the circuit in Figure 32 can be done over a bandwidth of 5 kHz, which takes the conservative approach of overestimating the bandwidth (TLV521 typical GBW/A<sub>V</sub> is lower). The total noise at the output is approximately 800  $\mu$ Vpp, which is excellent considering the total consumption of the circuit is only 540 nA. The dominant noise terms are op amp voltage noise (550  $\mu$ Vpp), current noise through the feedback network (430  $\mu$ Vpp), and current noise through the notch filter network (280  $\mu$ Vpp). Thus the total circuit's noise is below ½ LSB of a 10 bit system with a 2-V reference, which is 1 mV.

### 8.2.1.3 Application Curve




Figure 33. 60-Hz Notch Filter Waveform



### **Typical Applications (continued)**

### 8.2.2 Portable Gas Detection Sensor




Figure 34. Precision Oxygen Sensor

### 8.2.2.1 Design Requirements

Gas sensors are used in many different industrial and medical applications. They generate a current which is proportional to the percentage of a particular gas sensed in an air sample. This current goes through a load resistor and the resulting voltage drop is measured. The TLV521 makes an excellent choice for this application as it only draws 350 nA of current and operates on supply voltages down to 1.7 V. Depending on the sensed gas and sensitivity of the sensor, the output current can be in the order of tens of microamperes to a few milliamperes. Gas sensor data sheets often specify a recommended load resistor value or they suggest a range of load resistors to choose from.


Oxygen sensors are used when air quality or oxygen delivered to a patient needs to be monitored. Fresh air contains 20.9% oxygen. Air samples containing less than 18% oxygen are considered dangerous. This application detects oxygen in air. Oxygen sensors are also used in industrial applications where the environment must lack oxygen. An example is when food is vacuum packed. There are two main categories of oxygen sensors, those which sense oxygen when it is abundantly present (i.e. in air or near an oxygen tank) and those which detect traces of oxygen in ppm.


### 8.2.2.2 Detailed Design Procedure

Figure 34 shows a typical circuit used to amplify the output of an oxygen detector. The oxygen sensor outputs a known current through the load resistor. This value changes with the amount of oxygen present in the air sample. Oxygen sensors usually recommend a particular load resistor value or specify a range of acceptable values for the load resistor. The use of the nanopower TLV521 means minimal power usage by the op amp and it enhances the battery life. With the components shown in Figure 34 the circuit can consume less than 0.5  $\mu$ A of current ensuring that even batteries used in compact portable electronics, with low mAh charge ratings, could last beyond the life of the oxygen sensor. The precision specifications of the TLV521, such as its very low offset voltage, low TCV<sub>OS</sub>, low input bias current, high CMRR, and high PSRR are other factors which make the TLV521 a great choice for this application.

# **Typical Applications (continued)**

### 8.2.2.3 Application Curve





### 8.2.3 High-Side Battery Current Sensing




Figure 36. High-Side Current Sensing

### 8.2.3.1 Design Requirements

The rail-to-rail common mode input range and the very low quiescent current make the TLV521 ideal to use in high-side and low-side battery current sensing applications. The high-side current sensing circuit in Figure 36 is commonly used in a battery charger to monitor the charging current in order to prevent over charging. A sense resistor  $R_{SENSE}$  is connected in series with the battery.

### 8.2.3.2 Detailed Design Procedure

The theoretical output voltage of the circuit is  $V_{OUT} = [R_{SENSE} \times R_3) / R_1] \times I_{CHARGE}$ . In reality, however, due to the finite Current Gain,  $\beta$ , of the transistor the current that travels through  $R_3$  will not be  $I_{CHARGE}$ , but instead, will be  $\alpha \times I_{CHARGE}$  or  $\beta/(\beta+1) \times I_{CHARGE}$ . A Darlington pair can be used to increase the  $\beta$  and performance of the measuring circuit.

Using the components shown in Figure 36 will result in  $V_{OUT} \approx 4000 \ \Omega \times I_{CHARGE}$ . This is ideal to amplify a 1 mA  $I_{CHARGE}$  to near full scale of an ADC with  $V_{REF}$  at 4.1 V. A resistor, R2 is used at the noninverting input of the amplifier, with the same value as R1 to minimize offset voltage.



### **Typical Applications (continued)**

Selecting values per Figure 36 will limit the current traveling through the  $R_1 - Q1 - R_3$  leg of the circuit to under 1  $\mu$ A which is on the same order as the TLV521 supply current. Increasing resistors  $R_1$ ,  $R_2$ , and  $R_3$  will decrease the measuring circuit supply current and extend battery life.

Decreasing  $R_{SENSE}$  will minimize error due to resistor tolerance, however, this will also decrease  $V_{SENSE} = I_{CHARGE} \times R_{SENSE}$ , and in turn the amplifier offset voltage will have a more significant contribution to the total error of the circuit. With the components shown in Figure 36 the measurement circuit supply current can be kept below 1.5 µA and measure 100 µA to 1 mA.

### 8.2.3.3 Application Curve




Figure 37. Calculated High-Side Current Sense Circuit Output

# 9 **Power Supply Recommendations**

The TLV521 is specified for operation from 1.7 V to 5.5 V ( $\pm 0.85$  V to  $\pm 2.275$  V) over a  $-40^{\circ}$ C to  $125^{\circ}$ C temperature range. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Typical Characteristics*.

### CAUTION

Supply voltages larger than 6 V can permanently damage the device.

Low bandwidth nanopower devices do not have good high frequency (>1kHz) AC PSRR rejection against highfrequency switching supplies and other kHz and above noise sources, so extra supply filtering is recommended if kHz range noise is expected on the power supply lines.




# 10 Layout

### 10.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
- Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. For more detailed information refer to *Circuit Board Layout Techniques*, SLOA089.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as
  possible. If it is not possible to keep them separate, it is much better to cross the sensitive trace perpendicular
  as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in *Layout Example*, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



# 10.2 Layout Example

Figure 38. Noninverting Layout Example



# **11** Device and Documentation Support

### 11.1 Device Support

### 11.1.1 Development Support

TLV521 PSPICE Model, SNOM024

TINA-TI SPICE-Based Analog Simulation Program, http://www.ti.com/tool/tina-ti

TI Filterpro Software, http://www.ti.com/tool/filterpro

DIP Adapter Evaluation Module, http://www.ti.com/tool/dip-adapter-evm

TI Universal Operational Amplifier Evaluation Module, http://www.ti.com/tool/opampevm

Evaluation board for 5-pin, north-facing amplifiers in the SC70 package, SNOA487.

Manual for LMH730268 Evaluation board 551012922-001

### **11.2 Documentation Support**

### 11.2.1 Related Documentation

For related documentation, see the following:

- Feedback Plots Define Op Amp AC Performance, SBOA015 (AB-028)
- Circuit Board Layout Techniques, SLOA089
- Op Amps for Everyone, SLOD006
- AN-1698 A Specification for EMI Hardened Operational Amplifiers, SNOA497
- EMI Rejection Ratio of Operational Amplifiers, SBOA128
- Capacitive Load Drive Solution using an Isolation Resistor, TIPD128
- Handbook of Operational Amplifier Applications, SBOA092

### **11.3 Community Resources**

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

### **11.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



1-Jun-2016

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV521DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	14F	Samples
TLV521DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	14F	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# PACKAGE OPTION ADDENDUM

1-Jun-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV521DCKR	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
TLV521DCKT	SC70	DCK	5	250	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

31-Jul-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV521DCKR	SC70	DCK	5	3000	210.0	185.0	35.0
TLV521DCKT	SC70	DCK	5	250	210.0	185.0	35.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated