

TLS715B0

Low Dropout Linear Voltage Regulator

TLS715B0EJV50

Data Sheet

Rev. 1.0, 2015-03-12

Automotive Power



Low Dropout Linear Voltage Regulator

TLS715B0



Features

- Wide Input Voltage Range from 4.0 V to 40 V
- Output Voltage 5 V
- Output Voltage Precision ±2 %
- Output Current up to 150 mA
- Low Current Consumption of 40 μA
- Very Low Dropout Voltage of typ. 250 mV at 100 mA Output Current
- Stable with Small Output Capacitor of 1 µF
- Enable
- Overtemperature Shutdown
- Output Current Limitation
- Wide Temperature Range from -40 °C up to 150 °C
- Green Product (RoHS compliant)
- AEC Qualified

Description

The TLS715B0 is a low dropout linear voltage regulator for load current up to 150 mA. An input voltage of up to 40 V is regulated to $V_{Q,nom}$ = 5 V with ±2 % precision.

The TLS715B0, with a typical quiescent current of 40 μ A, is the ideal solution for systems requiring very low operating current, such as those permanently connected to the battery.

It features a very low dropout voltage of 250 mV, when the output current is less than 100 mA. In addition, the dropout region begins at input voltages of 4.0 V (extended operating range). This makes the TLS715B0 suitable to supply automotive systems with start-stop requirements.

The device can be switched on and off by the Enable feature as described on Chapter "Enable" on Page 13.

In addition, the TLS715B0's new fast regulation concept requires only a single, 1 µF output capacitor to maintain stable regulation.

The device is designed for the harsh environment of automotive applications. Therefore standard features like output current limitation and overtemperature shutdown are implemented and protect the device against failures like output short circuit to GND, over-current and over-temperature. The TLS715B0 can be also used in all other applications requiring a stabilized 5 V supply voltage.

Туре	Package	Marking
TLS715B0EJV50	PG-DSO-8 EP	715B0V50



PG-DSO-8 EP



Block Diagram

2 Block Diagram




Figure 1 Block Diagram TLS715B0EJV50



3 Pin Configuration

3.1 Pin Assignment PG-DSO-8 EP




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions PG-DSO-8 EP

Pin	Symbol	Function
1	I	Input
		For compensating line influences, a capacitor to GND close to the IC terminals is recommended.
2	EN	Enable (integrated pull-down resistor)
		Enable the IC with high level input signal.
		Disable the IC with low level input signal.
3	GND	Ground
4, 5, 6,	n.c.	Not connected
7		Leave open or connect to GND.
8	Q	Output
		Block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance C_{Q} and ESR in the table "Functional Range" on Page 6.
Pad	_	Exposed Pad
		Connect to heatsink area.
		Connect with GND on PCB.



4 General Product Characteristics

4.1 Absolute Maximum Ratings

Table 1 Absolute Maximum Ratings¹⁾

 T_i = -40 °C to +150 °C; all voltages with respect to ground (unless otherwise specified)

Parameter	Symbol		Value	s	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Input I, Enable EN			4				
Voltage	$V_{\rm I}, V_{\rm EN}$	-0.3	-	45	V	-	P_4.1.1
Output Q	L	I		k	I	_	
Voltage	V _Q	-0.3	-	7	V	-	P_4.1.2
Temperature	t.	<u>.</u>		<u>.</u>	<u>.</u>	+	-
Junction Temperature	Tj	-40	-	150	°C	-	P_4.1.3
Storage Temperature	T _{stg}	-55	-	150	°C	-	P_4.1.4
ESD Absorption		-	4				
ESD Susceptibility to GND	V _{ESD}	-2	-	2	kV	HBM ²⁾	P_4.1.5
ESD Susceptibility to GND	V _{ESD}	-500	-	500	V	CDM ³⁾	P_4.1.6

1) Not subject to production test, specified by design.

2) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS001 (1.5 kΩ, 100 pF)

3) ESD susceptibility, Charged Device Model "CDM" according JEDEC JESD22-C101

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



General Product Characteristics

4.2 Functional Range

Table 2Functional Range

Parameter	Symbol	V	alues		Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Input Voltage Range for Normal Operation	VI	$V_{\rm Q,nom}$ + $V_{\rm dr}$	-	40	V	-	P_4.2.1
Extended Input Voltage Range	V _{I,ext}	4.0	-	40	V	1)	P_4.2.2
Enable Voltage Range	$V_{\sf EN}$	0	-	40	V	-	P_4.2.3
Output Capacitor's Requirements for Stability	CQ	1	-	-	μF	_2)	P_4.2.4
Output Capacitor's ESR	$ESR(C_Q)$	-	-	5	Ω	_ ³⁾	P_4.2.5
Junction Temperature	T _i	-40	-	150	°C	-	P_4.2.6

1) When $V_{\rm l}$ is between $V_{\rm l,ext,min}$ and $V_{\rm Q,nom} + V_{\rm dr}$, $V_{\rm Q} = V_{\rm l} - V_{\rm dr}$. When $V_{\rm l}$ is below $V_{\rm l,ext,min}$, $V_{\rm Q}$ can drop down to 0 V.

2) The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%

3) Relevant ESR value at f = 10 kHz

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Package Version PG-DS	SO-8 EP	- 1					-
Junction to Case ¹⁾	R _{thJC}	_	13	_	K/W	-	P_4.3.1
Junction to Ambient	R _{thJA}	_	46	_	K/W	2s2p board ²⁾	P_4.3.2
Junction to Ambient	R _{thJA}	-	153	-	K/W	1s0p board, footprint only ³⁾	P_4.3.3
Junction to Ambient	R _{thJA}	-	71	-	K/W	1s0p board, 300 mm ² heatsink area on PCB ³⁾	P_4.3.4
Junction to Ambient	R _{thJA}	-	59	-	K/W	1s0p board, 600 mm ² heatsink area on PCB ³⁾	P_4.3.5

Table 3Thermal Resistance

1) Not subject to production test, specified by design

 Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm³ board with 2 inner copper layers (2 x 70µm Cu, 2 x 35µm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.

 Specified R_{thJA} value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm³ board with 1 copper layer (1 x 70μm Cu).



5 Block Description and Electrical Characteristics

5.1 Voltage Regulation

The output voltage $V_{\rm Q}$ is divided by a resistor network. This fractional voltage is compared to an internal voltage reference and drives the pass transistor accordingly.

The control loop stability depends on the output capacitor C_Q , the load current, the chip temperature and the internal circuit design. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in Table 2 "Functional Range" on Page 6 must be maintained. For details see the typical performance graph "Output Capacitor Series Resistor ESR(C_Q) versus Output Current I_Q" on Page 10. Since the output capacitor is used to buffer load steps, it should be sized according to the application's needs.

An input capacitor C_1 is not required for stability, but is recommended to compensate line fluctuations. An additional reverse polarity protection diode and a combination of several capacitors for filtering should be used, in case the input is connected directly to the battery line. Connect the capacitors close to the regulator terminals.

Whenever the load current exceeds the specified limit, e.g. in case of a short circuit, the output current is limited and the output voltage decreases.

The overtemperature shutdown circuit prevents the IC from immediate destruction under fault conditions (e.g. output continuously short-circuited) by switching off the power stage. After the chip has cooled, the regulator restarts. This oscillatory thermal behaviour causes the junction temperature to exceed the maximum rating of 150°C and can significantly reduce the IC's lifetime.




Figure 3 Block Diagram Voltage Regulation



Table 4 Electrical Characteristics Voltage Regulator

 $V_{\rm I}$ = 13.5 V; $T_{\rm j}$ = -40 °C to +150 °C; all voltages with respect to ground (unless otherwise specified). Typical values are given at $T_{\rm i}$ = 25 °C, $V_{\rm I}$ = 13.5 V.

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Output Voltage Precision	VQ	4.9	5.0	5.1	V	0.05 mA < I_Q < 150 mA 6 V < V_1 < 28 V	P_5.1.1
Output Voltage Precision	V _Q	4.9	5.0	5.1	V	0.05 mA < I_Q < 100 mA 6 V < V_I < 40 V	P_5.1.2
Output Current Limitation	$I_{\rm Q,max}$	151	250	350	mA	$0 V < V_Q < 4.8 V$ $4 V < V_I < 28 V$	P_5.1.5
Load Regulation steady-state	$ \varDelta V_{\rm Q, load} $	-	1	25	mV	$I_{\rm Q}$ = 0.05 mA to 100 mA $V_{\rm I}$ = 6 V	P_5.1.9
Line Regulation steady-state	$ \Delta V_{\rm Q, line} $	-	1	25	mV	V_1 = 8 V to 32 V I_Q = 5 mA	P_5.1.10
Dropout Voltage ¹⁾ $V_{dr} = V_1 - V_Q$	V _{dr}	-	200	500	mV	I _Q = 100 mA	P_5.1.11
Power Supply Ripple Rejection ²⁾	PSRR	-	60	-	dB	f_{ripple} = 100 Hz V_{ripple} = 0.5 Vpp	P_5.1.12
Overtemperature Shutdown Threshold	$T_{\rm j,sd}$	151	-	200	°C	$T_{\rm j}$ increasing ²⁾	P_5.1.13
Overtemperature Shutdown Threshold Hysteresis	$T_{\rm j,sdh}$	-	15	-	К	$T_{\rm j}$ decreasing ²⁾	P_5.1.14

1) Measured when the output voltage $V_{\rm Q}$ has dropped 100 mV from the nominal value obtained at $V_{\rm I}$ = 13.5V


2) Not subject to production test, specified by design




5.2 Typical Performance Characteristics Voltage Regulator

Typical Performance Characteristics


Output Voltage V_{Q} versus Junction Temperature T_{j}




Dropout Voltage V_{dr} versus Junction Temperature T_i




Output Current $I_{\rm Q}$ versus Input Voltage $V_{\rm I}$



Dropout Voltage $V_{\rm dr}$ versus Output Current $I_{\rm Q}$









Output Voltage $V_{\rm Q}$ versus Input Voltage $V_{\rm I}$





Power Supply Ripple Rejection PSRR versus Ripple Frequency $f_{\rm r}$





5.3 Current Consumption

Table 5 Electrical Characteristics Current Consumption

 V_1 = 13.5 V; T_j = -40 °C to +150 °C (unless otherwise specified). Typical values are given at T_i = 25 °C, V_1 = 13.5 V.


Parameter	Symbol	Values		Unit	Note / Test Condition	Number	
		Min.	Тур.	Max.			
Current Consumption $I_q = I_1$	I _{q,off}	-	1.5	5	μA	$V_{\rm EN} \le 0.4 \ {\rm V}$ $T_{\rm j} < 105 \ {\rm ^{\circ}C}$	P_5.3.1
Current Consumption $I_q = I_1 - I_Q$	Iq	-	36	80	μA	0.05 mA < I _Q < 100 mA	P_5.3.2




5.4 Typical Performance Characteristics Current Consumption

Typical Performance Characteristics


Current Consumption $I_{\rm q}$ versus Output Current $I_{\rm Q}$





Current Consumption I_q versus Junction Temperature T_i



Current Consumption I_q versus Input Voltage V_l









5.5 Enable

The TLS715B0 can be switched on and off by the Enable feature. Connect a HIGH level as specified below (e.g. the battery voltage) to pin EN to enable the device; connect a LOW level as specified below (e.g. GND) to switch it off. The Enable function has a build-in hysteresis to avoid toggling between ON/OFF state, if signals with slow slopes are appiled to the input.

Table 6 Electrical Characteristics Enable

 V_1 = 13.5 V; T_j = -40 °C to +150 °C; all voltages with respect to ground (unless otherwise specified). Typical values are given at T_j = 25 °C, V_1 = 13.5 V.


Parameter	Symbol		Values		Values		Unit	Note / Test Condition	Number
		Min.	Тур.	Max.					
Enable Voltage High Level	$V_{\rm EN,H}$	2	-	-	V	$V_{\rm Q}$ settled	P_5.5.1		
Enable Voltage Low Level	$V_{\rm EN,L}$	-	_	0.8	V	V _Q ≤ 0.1 V	P_5.5.2		
Enable Threshold Hysteresis	$V_{\rm EN,Hy}$	75	_	-	mV	-	P_5.5.3		
Enable Input Current Low Level	I _{EN,H}	-	-	5.5	μA	V _{EN} = 5 V	P_5.5.4		
Enable Input Current High Level	I _{EN,H}	-	-	22	μA	V _{EN} < 18 V	P_5.5.5		
Enable internal pull-down resistor	R _{EN}	0.9	1.5	2.6	MΩ	-	P_5.5.6		



5.6 Typical Performance Characteristics Enable

Typical Performance Characteristics

Enabled Input Current $I_{\rm EN}$ versus Enabled Input Voltage $V_{\rm EN}$





Application Information

6 Application Information

6.1 Application Diagram




Figure 4 Application Diagram

6.2 Selection of External Components

6.2.1 Input Pin

The typical input circuitry for a linear voltage regulator is shown in the application diagram above.

A ceramic capacitor at the input, in the range of 100 nF to 470 nF, is recommended to filter out the high frequency disturbances imposed by the line e.g. ISO pulses 3a/b. This capacitor must be placed very close to the input pin of the linear voltage regulator on the PCB.

An aluminum electrolytic capacitor in the range of 10 μ F to 470 μ F is recommended as an input buffer to smooth out high energy pulses, such as ISO pulse 2a. This capacitor should be placed close to the input pin of the linear voltage regulator on the PCB.

An overvoltage suppressor diode can be used to further suppress any high voltage beyond the maximum rating of the linear voltage regulator and protect the device against any damage due to over-voltage above 45 V.

The external components at the input are not mandatory for the operation of the voltage regulator, but they are recommended in order to protect the voltage regulator against external disturbances and damages.

6.2.2 Output Pin

An output capacitor is mandatory for the stability of linear voltage regulators.

The requirement to the output capacitor is given in "Functional Range" on Page 6. The graph "Output Capacitor Series Resistor $ESR(C_Q)$ versus Output Current I_Q " on Page 10 shows the stable operation range of the device.

TLS715B0 is designed to be stable with extremely low ESR capacitors. According to the automotive requirements, ceramic capacitors with X5R or X7R dielectrics are recommended.

The output capacitor should be placed as close as possible to the regulator's output and GND pins and on the same side of the PCB as the regulator itself.



Application Information

In case of rapid transients of input voltage or load current, the capacitance should be dimensioned in accordance and verified in the real application that the output stability requirements are fulfilled.

6.3 Thermal Considerations

Knowing the input voltage, the output voltage and the load profile of the application, the total power dissipation can be calculated:

$$P_{\mathsf{D}} = (V_{\mathsf{I}} - V_{\mathsf{Q}}) \times I_{\mathsf{Q}} + V_{\mathsf{I}} \times I_{\mathsf{q}}$$

(1)

(2)

with

- P_D: continuous power dissipation
- V_1 : input voltage
- V_Q: output voltage
- I_Q: output current
- I_q: quiescent current

The maximum acceptable thermal resistance $R_{\rm thJA}$ can then be calculated:

$$R_{\text{thJA,max}} = (T_{j,\text{max}} - T_a) / P_D$$

with

- *T*_{j,max}: maximum allowed junction temperature
- T_a : ambient temperature

Based on the above calculation the proper PCB type and the necessary heat sink area can be determined with reference to the specification in "Thermal Resistance" on Page 6.

Example

Application conditions:

 $V_1 = 13.5 V$ $V_Q = 5 V$ $I_Q = 100 mA$ $T_a = 85 °C$

Calculation of $R_{\text{thJA,max}}$: $P_{\text{D}} = (V_1 - V_{\text{Q}}) \times I_{\text{Q}} + V_1 \times I_{\text{q}}$ ($V_1 \times I_{\text{q}}$ can be neglected because of very low I_{q}) $= (13.5 \text{ V} - 5 \text{ V}) \times 100 \text{ mA}$ = 0.85 W $R_{\text{thJA,max}} = (T_{\text{j,max}} - T_{\text{a}}) / P_{\text{D}}$ = (150 °C - 85 °C) / 0.85 W = 76.47 K/W

As a result, the PCB design must ensure a thermal resistance R_{thJA} lower than 76.47 K/W. According to "Thermal Resistance" on Page 6, at least 300 mm² heatsink area is needed on the FR4 1s0p PCB, or the FR4 2s2p board can be used.



Application Information

6.4 Reverse Polarity Protection

TLS715B0 is not self protected against reverse polarity faults and must be protected by external components against negative supply voltage. An external reverse polarity diode is needed. The absolute maximum ratings of the device as specified in "Absolute Maximum Ratings" on Page 5 must be kept.

6.5 Further Application Information

• For further information you may contact http://www.infineon.com/



Package Outlines

7 Package Outlines




Figure 5 PG-DSO-8 EP



Revision History

8 Revision History

Revision	Date	Changes
1.0	2015-03-12	Data Sheet - Initial Version

Edition 2015-03-12

Published by Infineon Technologies AG 81726 Munich, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.