

Low Power Hall Switch

TLE 4917

Features

- Micro power design
- 2.4 V to 5.5 V battery operation
- High sensitivity and high stability of the magnetic switching points
- High resistance to mechanical stress
- Digital output signal
- Switching for both poles of a magnet (omnipolar)
- Programming pin for the switching direction of the output



Functional Description

The TLE 4917 is an Integrated Hall-Effect Sensor designed specifically to meet the requirements of low-power devices. e.g. as an On/Off switch in Cellular Flip-Phones, with battery operating voltages of 2.4V - 5.5V.

Precise magnetic switching points and high temperature stability are achieved through the unique design of the internal circuit.

An onboard clock scheme is used to reduce the average operating current of the IC.

During the operate phase the IC compares the actual magnetic field detected with the internally compensated switching points. The output Q is switched at the end of each operating phase.

During the Stand-by phase the output stage is latched and the current consumption of the device reduced to some μA .

The IC switching behaviour is omnipolar, i.e. it can be switched on with either the North or South pole of a magnet.

The PRG pin can be connected to V_s which holds the output V_Q at a High level for B=0mT; conversely the output V_Q can be inverted by connecting the PRG pin to GND, which will hold the output V_Q at a Low level for B=0mT. In this later case the presence of an adequate magnetic field will cause the output V_Q to switch to a High level (i.e. off state).

Туре	Marking	Ordering Code	Package
TLE 4917	17s	Q62705K 605	P-TSOP6-6-2



Pin Configuration (top view)



Figure 1

Pin Definitions and Functions

Pin	Symbol	Function
1	V_{s}	Supply Voltage
2	GND	Ground
3	Q	Open Drain Input
4	GND	Ground
5	GND	Ground
6	PRG	Programming Input





Figure 2 Block Diagram

Circuit Description

The Low Power Hall IC Switch comprises a Hall probe, bias generator, compensation circuits, oscillator, output latch and an n-channel open drain output transistor.

The bias generator provides currents for the Hall probe and the active circuits. Compensation circuits stabilize the temperature behavior and reduce technology variations.

The Active Error Compensation rejects offsets in signal stages and the influence of mechanical stress to the Hall probe caused by molding and soldering processes and other thermal stresses in the package. This chopper technique together with the threshold generator and the comparator ensures high accurate magnetic switching points.

Very low power consumption is achieved with a timing scheme controlled by an oscillator and a sequencer. This circuitry activates the sensor for 50 μ s (typical operating time) sets the output state after sequential questioning of the switch points and latches it with the beginning of the following standby phase (typ. 130 ms). In the standby phase the average current is reduced to typical 3.5 μ A. Because of the long standby time compared to the operating time the overall averaged current is only slightly higher than the standby current.

By connecting the programming pin to GND (normal to V_s) the Output State can be inverted to further reduce the current consumption in applications where a high magnetic field is the



normal state. In that case the output Q is off at high magnetic fields and no current is flowing in the open drain transistor.

The output transistor can sink up to 1 mA with a maximal saturation voltage V_{QSAT} .

Absolute Maximum Ratings

Parameter	Symbol Limit Values			Unit	Notes
		min.	max.		
Supply Voltage	Vs	- 0.3	5.5	V	
Supply Current	Is	- 1	2.5	mA	
Output Voltage	V _Q	- 0.3	5.5	V	
Output Current	Io	- 1	2	mA	
Programming Pin Voltage	V_{PRG}	- 0.3	5.5 ¹⁾	V	
Junction temperature	T _i	- 40	150	°C	
Storage temperature	T _s	- 40	150	°C	
Magnetic Flux Density	В	-	unlimited	mT	
Thermal Resistance P-TSOP6-6-2	$R_{ m th JA}$	-	35	K/W	

 $^{_{1)}}V_{_{\mathrm{PRG}}}$ must not exceed Vs by more than 0.3V

Note: Stresses above those listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD Protection

Human Body Model (HBM) tests according to: EOS/ESD Association Standard S5.1-1993 and Mil. Std. 883D method 3015.7

Parameter	Symbol	Limi	t Values	Unit	Notes
		Min.	max.		
ESD Voltage	V_{ESD}	± 2		kV	$R = 1.5 \text{ k}\Omega,$
					$C = 100 \mathrm{pF};$
					<i>T</i> = 25 °C



Operating Range

Parameter	Symbol	Limit Values			Unit	Notes
		Min.	typ.	max.		
Supply voltage	Vs	2.4	2.7	5.5	V	1)
Output voltage	V _Q	- 0.3	2.7	5.5	V	
Programming Pin Voltage		- 0.3	0	0.3	V	Inverted output state
		V_{s} –	Vs	V_{s} +		Standard output
		0.3	Ũ	0.3		state
Ambient Temperature	T _A	- 40	25	85	°C	

 $^{\scriptscriptstyle 1)}$ A Ceramic Bypass Capacitor of 10 nF at $V_{\rm S}$ to GND is highly recommended.

AC/DC Characteristics

Parameter	Symbol	Limit Values			Unit	Notes
		Min.	typ.	Max.		
Averaged Supply Current	I _{SAVG}	1	4	20	μA	
Averaged Supply	ISOPAVG	0.5	1.1	2.5	mA	
Current						
during Operating Time						
Transient Peak Supply	$I_{\rm SOPT}$	-	-	2.5	mA	<i>t</i> < 100 ns
Current						
during Operating Time						
Supply Current	$I_{\rm SSTB}$	1	3.5	20	μA	
during Standby Time	00.0					
Output Saturation Voltage	$V_{\rm QSAT}$	-	0.13	0.4	V	$I_{\rm Q}$ = 1 mA
Output Leakage Current	$I_{\rm QLEAK}$	-	0.01	1	μA	
Output Rise Time	t _r	-	0.3	1	μs	$R_{\rm L} = 2.7 \ {\rm k}\Omega;$
						$\bar{C_{L}} = 10 \text{ pF}$
Output Fall Time	t _f	-	0.1	1	μs	$R_{\rm L} = 2.7 \ {\rm k}\Omega;$
						$\bar{C_{L}} = 10 \text{ pF}$
Operating Time	t _{op}	15	50	93 ¹⁾²⁾	μs	
Standby Time	t _{stb}	-	130	240 ³⁾	ms	
Duty Cycle	$t_{\rm op} / t_{\rm stb}$	_	0.039	_	%	
Start-up Time of IC	t _{stu}	-	6	12	μs	4)

¹⁾ for V_S=3.5V the max. Operating Time $t_{op max} = 85 \mu s$

²⁾ includes the Start-up Time t_{stu}

³⁾ for V_S=3.5V the max. Standby Time $t_{\text{stb max}}$ = 220ms

⁴⁾ initial power on time. V_s must be applied in this time (typ. 6µs to max. 12µs) to get already a valid output state after the first operating phase (typ. 56µs). For rise times of V_s > 12µs, the output state is valid after the second operating phase (includes one standby phase), e.g. happens only when the battery in flip phones is changed.



Magnetic Characteristics

PRG Pin Connected to V_s

Parameter	Symbol	Limit Values			Unit	Notes
		Min.	typ.	max.		
Operate Points	B _{OPS}	3.5	5	7	mT	1)
	B _{OPN}	-7	-5	-3.5	mT	
Release Points	B _{RPS}	2.2	4	6	mT	1)
	B _{RPN}	-6	-4	-2.2	mT	
Hysteresis	B _{HYS}	0.2	1	2	mT	

¹⁾ Positive magnetic fields are related to the approach of a magnetic south pole to the branded side of package

PRG Pin Connected to GND

Parameter	Symbol	Limit Values			Unit	Notes
		Min.	typ.	max.		
Operate Points	B _{OPS}	2.2	4	6	mT	1)
	B _{OPN}	-6	-4	-2.2	mT	
Release Points	B _{RPS}	3.5	5	7	mT	1)
	B _{RPN}	-7	-5	-3.5	mT	
Hysteresis	B _{HY}	0.2	1	2	mT	

¹⁾ Positive magnetic fields are related to the approach of a magnetic south pole to the branded side of package

Note: The listed AC/DC and magnetic characteristics are ensured over the operating range of the integrated circuit. Typical characteristics specify mean values expected over the production spread. If not other specified, typical characteristics apply at $T_j = 25$ °C and $V_s = 2.7$ V.





Figure 3 Timing Diagram



Figure 4 Programming of Output with the PRG Pin



All curves reflect typical values at the given parameters for T_A in °C and V_S in V.

Magnetic Switching Points versus Temperature (V_s =2.7V) (PRG Pin Connected to V_{si})



Supply current I_{SOPAVG} during Operating Time versus Temperature (V_s =2.7V)



Magnetic Switching Points versus Supply Voltage V_s ($T_A=20^{\circ}C$) (PRG Pin Connected to V_{s})



Supply current I_{SOPAVG} during Operating Time versus Supply Voltage V_s (T_A=20°C)





Supply current I_{SSTB} during Standby Time versus Temperature (V_s=2.7V)



Output Saturation voltage V_{QSAT} versus Temperature ($I_Q=1mA$)



Supply current I_{SSTB} during Standby Time versus Supply Voltage V_s (T_A=20°C)



Standby Time t_{stb} versus Temperature (V_s = 2.7V)







Figure 5 Marking and Tape Loading Orientation



Figure 6 Foot Print Reflow Soldering



Package Dimensions



Sorts of Packing

Package outlines for tubes, trays etc. are contained in our Data Book "Package Information".

SMD = Surface Mounted Device





Information about the application circuit of the TLE 4917

Application circuit TLE 4917

The minimum value for the pull up resistor can be calculated with the power supply voltage Vs, the maximum current I_{Qmax} and the minimum output saturation voltage V_{QSAT} .

Example:

for Vs = 3 V: R_{Lmin} = (Vs - V_{QSAT}min)/IQmax = (3 V - 0,1 V)/0,002 A = 1435 Ω

Larger values for R_L will reduce the current I_Q and therefore the power consumption. If the resistor RL is very large (>100 k Ω) a capacitor (app. 10pF) between Output and GND pin could be useful if capacitive coupled noise occurs.

The load at the output Q should have a large input resistance to reduce the current trough R_L and the power consumption.

The TLE 4917 has 3 ground pins. From a mechanical point of view all ground pins should be connected to ground. Shortest wires should be used to avoid ground loops.

If there is a need to reduce the number of used ground-pins any ground-pin combination may me used. Furthermore it is possible using only one ground-pin at the application, all pins are equivalent.

The capacitor C is highly recommended to reduce noise on the power supply voltage and it will improve the EMI/EMC performance.

Furthermore it decreases the transient peak supply current during operation time. The IC toggles between low and high current consumption. This behaviour might produce additional noise at the power supply. The capacitor will reduce this noise.

Furthermore this capacitor is used to supply the sensor if microbreaks (short loss of supply voltage) occur.

Shortest connection wires between IC and capacitor should be used to avoid noise.

The switch S1 shows the programming feature of the output.

Example:

If the PRG-pin is connected to Vs the IC will hold the output Q at a high voltage level for B= 0 mT in this circuit. A magnetic field larger than the operating point will switch the output to low level. In typical applications the PRG-pin is connected directly to Vs or to GND depending on the technical needs. Avoid using a floating PRG-pin.



TLE 4917 Revision His	tory: 2002-08-22
Previous Vers	sion:
Page	Subjects (major changes since last revision)

For questions on technology, delivery and prices please contact the Infineon Technologies Offices in Germany or the Infineon Technologies Companies and Representatives worldwide: see our webpage at http://www.infineon.com

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: **feedback.sensors@infineon.com**

Edition 2002-08-22 Published by Infineon Technologies AG St.-Martin-Strasse 53 D-81541 München © Infineon Technologies AG 2000 All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologiesis an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.