

# LITIX™ Basic

#### TLD1124EL


1 Channel High-Side Current Source



Marking TLD1124

PG-SSOP-14


Package



1 Overview

#### Applications

- Exterior LED lighting applications such as tail/brake light, turn indicator, position light, side marker,...
- Interior LED lighting applications such as ambient lighting, interior illumination and dash board lighting.



Application Diagram with TLD1124EL

### LITIX<sup>™</sup> Basic TLD1124EL

#### Overview



#### **Basic Features**

- 1 Channel device with integrated output stage (current source), optimized to drive LEDs with output current up to 360 mA
- Low current consumption
- PWM-operation supported via VS-pin
- Output current adjustable via external low power resistor and possibility to connect PTC resistor for LED protection during over temperature conditions
- Reverse polarity protection and overload protection
- Undervoltage detection
- Open load and short circuit to GND diagnosis
- Wide temperature range:  $-40^{\circ}C < T_i < 150^{\circ}C$
- PG-SSOP-14 package with exposed heatslug

#### Description

The LITIX<sup>™</sup> Basic TLD1124EL is a one channel high side driver IC with integrated output stage. It is designed to control LEDs with a current up to 360 mA. In typical automotive applications the device is capable to drive i.e. 3 red LEDs with a current up to 180 mA, which is limited by thermal cooling aspects. The output current is controlled practically independent of load and supply voltage changes.

#### Table 1 Product Summary

Parameter	Symbol	Value
Operating voltage range	V <sub>S(nom)</sub>	5.5 V 40 V
Maximum voltage	V <sub>S(max)</sub> V <sub>OUT(max)</sub>	40 V
Nominal output (load) current	I <sub>OUT(nom)</sub>	180 mA when using a supply voltage range of 8 V - 18 V (e.g. Automotive car battery). Currents up to $I_{OUT(max)}$ possible in applications with low thermal resistance $R_{thJA}$
Maximum output (load) current	I <sub>OUT(max)</sub>	360 mA; depending on thermal resistance <i>R</i> <sub>thJA</sub>
Output current accuracy at $R_{\text{SET}} = 12 \text{ k}\Omega$	k <sub>LT</sub>	2250 ± 7%

#### **Protective Functions**

- ESD protection
- Under voltage lock out
- Over Load protection
- Over Temperature protection
- Reverse Polarity protection

#### **Diagnostic Functions**

- Diagnosis enable function
- OL detection
- SC to Vs (indicated by OL diagnosis)
- SC to GND detection



**Block Diagram** 

#### **Block Diagram** 2




Figure 1 **Basic Block Diagram** 



**Pin Configuration** 

# 3 Pin Configuration

### 3.1 Pin Assignment




Figure 2 Pin Configuration

### **Pin Configuration**

## 3.2 Pin Definitions and Functions

Pin	Symbol	Input/ Output	Function
1, 2	VS	-	Supply Voltage; battery supply, connect a decoupling capacitor (100 nF - 1 $\mu\text{F})$ to GND
3	DEN	I	Diagnosis enable pin
4	NC	-	Pin not connected
5	NC	-	Pin not connected
6	IN_SET	I/O	Input / SET pin; Connect a low power resistor to adjust the output current
7	NC	-	Pin not connected
8	NC	-	Pin not connected
9	GND	-	<sup>1)</sup> Ground
10	ST	I/O	Status pin
11	NC	-	Pin not connected
12	OUT	0	Output
13	NC	-	Pin not connected
14	NC	-	Pin not connected
Exposed Pad	GND	-	<sup>1)</sup> Exposed Pad; connect to GND in application

General Product Characteristics



## 4 General Product Characteristics

### 4.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings 1)

 $T_{\rm j}$  = -40°C to +150°C; all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limi	it Values	Unit	Conditions	
			Min.	Max.			
Voltages	i i						
4.1.1	Supply voltage	Vs	-16	40	V	-	
4.1.2	Diagnosis enable voltage DEN	V <sub>DEN</sub>	-16	40	V	-	
4.1.3	Diagn. enable voltage DEN related to V <sub>s</sub>	V <sub>DEN(VS)</sub>	V <sub>s</sub> - 40	$V_{\rm S} + 16$	V	-	
4.1.4	Diagn. enable voltage DEN related to	V <sub>DEN</sub> -	-16	40	V	-	
	V <sub>out</sub> V <sub>den</sub> - V <sub>out</sub>	V <sub>OUT</sub>					
4.1.5	Output voltage	V <sub>OUT</sub>	-1	40	V	-	
4.1.6	Power stage voltage	V <sub>PS</sub>	-16	40	V	-	
	$V_{\rm PS} = V_{\rm S} - V_{\rm OUT}$						
4.1.7	IN_SET voltage	$V_{\rm IN\_SET}$	-0.3	6	V	-	
4.1.8	Status voltage	V <sub>ST</sub>	-0.3	6	V	-	
Current	S						
4.1.9	IN_SET current	I <sub>IN_SET</sub>	-	2	mA	-	
			-	8		Diagnosis output	
4.1.10	Output current	I <sub>OUT</sub>	-	390	mA	-	
Temper	atures						
4.1.11	Junction temperature	T <sub>i</sub>	-40	150	°C	-	
4.1.12	Storage temperature	T <sub>stg</sub>	-55	150	°C	-	
ESD Sus	ceptibility	0	1				
4.1.13	ESD resistivity to GND	V <sub>ESD</sub>	-2	2	kV	Human Body	
						Model (100 pF via 1.5 kΩ) <sup>2)</sup>	
4.1.14	ESD resistivity all pins to GND	V <sub>ESD</sub>	-500	500	V	CDM <sup>3)</sup>	
4.1.15	ESD resistivity corner pins to GND	V <sub>ESD</sub>	-750	750	V	CDM <sup>3)</sup>	

1) Not subject to production test, specified by design

2) ESD susceptibility, Human Body Model "HBM" according to ANSI/ESDA/JEDEC JS-001-2011

3) ESD susceptibility, Charged Device Model "CDM" according to JESD22-C101E

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.



#### **General Product Characteristics**

### 4.2 Functional Range

Pos.	Parameter	Symbol	Lin	nit Values	Unit	Conditions
		Min.	Max.			
4.2.16	Supply voltage range for normal operation	V <sub>S(nom)</sub>	5.5	40	V	-
4.2.17	Power on reset threshold	V <sub>S(POR)</sub>	-	5	V	$R_{SET} = 12 \text{ k}\Omega$ $I_{OUT} = 80\% I_{OUT(nom)}$ $V_{OUT} = 2.5 \text{ V}$
4.2.18	Junction temperature	Ti	-40	150	°C	-

*Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.* 

#### 4.3 Thermal Resistance

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
4.3.1	Junction to Case	R <sub>thJC</sub>	-	8	10	K/W	1) 2)
4.3.2	Junction to Ambient 1s0p board	R <sub>thJA1</sub>				K/W	1) 3)
			-	61	_		T <sub>a</sub> = 85 °C
			-	56	-		$T_{a} = 135 ^{\circ}\text{C}$
4.3.3	Junction to Ambient 2s2p board	R <sub>thJA2</sub>				K/W	1) 4)
			-	45	_		T <sub>a</sub> = 85 °C
			-	43	-		$T_{a} = 85 \text{ °C}$ $T_{a} = 135 \text{ °C}$

1) Not subject to production test, specified by design. Based on simulation results.

2) Specified  $R_{\text{thJC}}$  value is simulated at natural convection on a cold plate setup (all pins and the exposed Pad are fixed to ambient temperature).  $T_a = 85^{\circ}$ C, Total power dissipation 1.5 W.

- 3) The R<sub>thJA</sub> values are according to Jedec JESD51-3 at natural convection on 1s0p FR4 board. The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm<sup>3</sup> board with 70 μm Cu, 300 mm<sup>2</sup> cooling area. Total power dissipation 1.5 W distributed statically and homogenously over power stage.
- 4) The R<sub>thJA</sub> values are according to Jedec JESD51-5,-7 at natural convection on 2s2p FR4 board. The product (chip + package) was simulated on a 76.2 x 114.3 x 1.5 mm<sup>3</sup> board with 2 inner copper layers (outside 2 x 70 μm Cu, inner 2 x 35 μm Cu). Where applicable, a thermal via array under the exposed pad contacted the first inner copper layer. Total power dissipation 1.5 W distributed statically and homogenously over power stage.


### LITIX<sup>™</sup> Basic TLD1124EL



### **DEN Pin**

### 5 DEN Pin

The DEN pin is a single function pin:



### Figure 3 Block Diagram DEN pin

This pin is used to activate or deactivate the device internal diagnosis functions. The diagnostic functions are described in **Chapter 6.2**, **Chapter 7** and **Chapter 8**. The diagnosis is activated, if the voltage applied at the DEN pin  $V_{\text{DEN}}$  is higher than  $V_{\text{DEN(act)}}$ . The diagnosis is disabled for voltages below  $V_{\text{DEN(dis)}}$ .

A possibility to use the DEN pin is via a Zener diode, which is connected between VS and DEN pin. A circuit example is shown in the application information section **Chapter 10**.

The diagnosis is activated, if the following condition is fulfilled:

$$V_{\rm S} \ge V_{\rm DEN(act)} + V_{\rm ZD}$$

The current consumption on the DEN pin has to be considered for the total device current consumption. The current is specified in **Pos. 5.1.8**. The typical current consumption  $I_{\text{DEN(H)}}$  as a function of the supply voltage  $V_{\text{S}}$  for a Zener diode voltage of  $V_{\text{ZD}}$  = 6 V is shown in the following diagram.





Figure 4 Typical I<sub>DEN(H)</sub> current for a Zener diode voltage of 6 V

The device and channel turn on is independent of the  $V_{\text{DEN}}$ -voltage. After applying a supply voltage the device is activated after the power on reset time  $t_{\text{POR}}$ .

(1)



#### **DEN Pin**



#### Figure 5 Power on reset

The DEN voltage  $V_{\text{DEN}}$  does not influence the disable function via the ST pin. If  $V_{\text{DEN}} < V_{\text{DEN(dis)}}$  the device can still be disabled via the ST pin, if  $V_{\text{ST}} > V_{\text{ST(H)}}$ . For details, please refer to **Chapter 7.3**.

### 5.1 Electrical Characteristics Internal Supply / DEN Pin

#### Electrical Characteristics Internal Supply / DEN pin

Unless otherwise specified:  $V_{\rm S} = 5.5$  V to 40 V,  $T_{\rm j} = -40^{\circ}$ C to  $+150^{\circ}$ C,  $R_{\rm SET} = 12$  k $\Omega$  all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
5.1.1	Current consumption, active mode	I <sub>S(on)</sub>	-	-	1.9	mA	<sup>1)</sup> $I_{IN_{SET}} = 0 \ \mu A$ $T_j < 105 \ ^{\circ}C$ $V_S = 18 \ V$ $V_{OUT} = 3.6 V$
5.1.2	Current consumption, device disabled via ST	I <sub>S(dis,ST)</sub>	-	-	1.7	mA	<sup>1)</sup> $V_{\rm S} = 18 \text{ V}$ $T_{\rm j} < 105 ^{\circ}\text{C}$ $V_{\rm ST} = 5 \text{ V}$
5.1.3	Current consumption, device disabled via IN_SET	I <sub>S(dis,IN_SET)</sub>	-	-	1.7	mA	<sup>1)</sup> $V_{\rm S} = 18 \text{ V}$ $T_{\rm j} < 105 ^{\circ}\text{C}$ $V_{\rm IN\_SET} = 5 \text{ V}$
5.1.4	Current consumption, active mode in fault detection condition with ST-pin unconnected	I <sub>S(fault,STu)</sub>	-	-	2.1	mA	<sup>1)</sup> $V_{\rm S} = 18 \text{ V}$ $T_{\rm j} < 105 ^{\circ}\text{C}$ $R_{\rm SET} = 12 \text{ k}\Omega$ $V_{\rm OUT} = 18 \text{ V or } 0 \text{ V}$



### LITIX<sup>™</sup> Basic TLD1124EL

#### **DEN Pin**

#### Electrical Characteristics Internal Supply / DEN pin (cont'd)

Unless otherwise specified:  $V_{\rm S} = 5.5$  V to 40 V,  $T_{\rm j} = -40^{\circ}$ C to  $+150^{\circ}$ C,  $R_{\rm SET} = 12$  k $\Omega$  all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Тур.	Max.		
5.1.5	Current consumption, active mode in fault detection condition with ST-pin connected to GND	I <sub>S(fault,STG)</sub>	-	-	6.2	mA	<sup>1)</sup> $V_{\rm S} = 18 \text{ V}$ $T_{\rm j} < 105 \text{ °C}$ $R_{\rm SET} = 12 \text{ k}\Omega$ $V_{\rm OUT} = 18 \text{ V or } 0 \text{ V}$ $V_{\rm ST} = 0 \text{ V}$
5.1.6	Power-on reset delay time 2)	t <sub>POR</sub>	-	-	25	μs	<sup>3)</sup> $V_{\rm S} = 0 \rightarrow 13.5 \rm V$ $V_{\rm OUT(nom)} = 3.6 \pm 0.3 \rm V$ $I_{\rm OUT} = 80\% I_{\rm OUT(nom)}$
5.1.7	Required supply voltage for current control	V <sub>S(CC)</sub>	-	-	5.5	V	V <sub>OUT</sub> = 3.6 V I <sub>OUT</sub> ≥ 90% I <sub>OUT(nom)</sub>
5.1.8	DEN high input current	I <sub>DEN(H)</sub>				mA	<i>T</i> <sub>i</sub> < 105 °C
			-	-	0.1		$V_{\rm S} = 13.5  \rm V,  V_{\rm DEN} = 5.5  \rm V$
			-	-	0.1		$V_{\rm S}$ = 18 V, $V_{\rm DEN}$ = 5.5 V
			-	-	0.2		$V_{\rm S}$ = 18 V, $V_{\rm DEN}$ = 12 V
			-	-	0.4		$V_{\rm S} = V_{\rm DEN} = 18  {\rm V}$
5.1.9	DEN activation threshold (diagnosis enabled above V <sub>DEN(act)</sub> )	V <sub>DEN(act)</sub>	2.45	-	3.2	V	V <sub>S</sub> = 818 V
5.1.10	DEN deactivation threshold (diagnosis disabled below V <sub>DEN(dis)</sub> )	V <sub>DEN(dis)</sub>	1.5	-	2.3	V	V <sub>S</sub> = 818 V

1) The total device current consumption is the sum of the currents  $I_{\rm S}$  and  $I_{\rm DEN(H)}$ , please refer to **Pos. 5.1.8** 

2) See also Figure 5

3) Not subject to production test, specified by design

### LITIX<sup>™</sup> Basic TLD1124EL



### **IN\_SET** Pin

### 6 IN\_SET Pin

The IN\_SET pin is a multiple function pin for output current definition, input and diagnostics:




Figure 6 Block Diagram IN\_SET pin

### 6.1 Output Current Adjustment via RSET

The current adjustment can be done by placing a low power resistor ( $R_{SET}$ ) at the IN\_SET pin to ground. The dimensioning of the resistor can be done using the formula below:

$$R_{\rm SET} = \frac{k}{I_{\rm OUT}} \tag{2}$$


The gain factor k ( $R_{SET}$  \* output current) is specified in **Pos. 9.2.4** and **Pos. 9.2.5**. The current through the  $R_{SET}$  is defined by the resistor itself and the reference voltage  $V_{IN\_SET(ref)}$ , which is applied to the IN\_SET during supplied device.

### 6.2 Smart Input Pin


The IN\_SET pin can be connected via  $R_{SET}$  to the open-drain output of a µC or to an external NMOS transistor as described in **Figure 7** This signal can be used to turn off the output stage of the IC. A minimum IN\_SET current of  $I_{IN\_SET(act)}$  is required to turn on the output stage. This feature is implemented to prevent glimming of LEDs caused by leakage currents on the IN\_SET pin, see **Figure 10** for details. In addition, the IN\_SET pin offers the diagnostic feedback information, if the status pin is connected to GND and  $V_{DEN} > V_{DEN(act)}$  (refer to **Chapter 5**). Another diagnostic possibility is shown in **Figure 8**, where the diagnosis information is provided via the ST pin (refer to **Chapter 7** and **Chapter 8**) to a micro controller In case of a fault event with the ST pin connected to GND the IN\_SET voltage is increased to  $V_{IN\_SET(OL/SC)}$  **Pos. 8.3.2**. Therefore, the device has two voltage domains at the IN\_SET-pin, which is shown in **Figure 11**.

### IN\_SET Pin











The resulting switching times are shown in Figure 9:





Figure 9 Switching times via IN\_SET



#### **IN\_SET** Pin








Figure 11 Voltage domains for IN\_SET pin, if ST pin is connected to GND

### ST Pin



### 7 ST Pin

The ST pin is a multiple function pin.




Figure 12 Block Diagram ST pin

### 7.1 Diagnosis Selector

If the voltage at the DEN pin  $V_{\text{DEN}}$  is higher than  $V_{\text{DEN}(\text{act})}$ , the diagnosis is activated. For details, please refer to **Chapter 5**. If the status pin is unconnected or connected to GND via a high ohmic resistor ( $V_{\text{ST}}$  to be below  $V_{\text{ST}(L)}$ ), the ST pin acts as diagnosis output pin. In normal operation (device is activated) the ST pin is pulled to GND via the internal pull down current  $I_{\text{ST}(\text{PD})}$ . In case of an open load or short circuit to GND condition the ST pin is switched to  $V_{\text{ST}(\text{OL/SC})}$  after the open load or short circuit detection filter time (**Pos. 8.3.9**, **Pos. 8.3.12**).

If the device is operated in PWM operation via the VS pin the ST pin should be connected to GND via a high ohmic resistor (e.g. 470 k $\Omega$ ) to ensure proper device behavior during fast rising VS slope.

If the ST pin is shorted to GND the diagnostic feedback is performed via the IN\_SET-pin, which is shown in **Chapter 6.2** and **Chapter 8**.

### 7.2 Diagnosis Output

If the status pin is unconnected or connected to GND via a high ohmic resistor ( $V_{ST}$  to be below  $V_{ST(L)}$ ), it acts as a diagnostic output, if the voltage at the DEN pin is above  $V_{DEN(act)}$ . In case of a fault condition the ST pin rises its voltage to  $V_{ST(OL/SC)}$  (**Pos. 8.3.7**). Details are shown in **Chapter 8**.

### 7.3 Disable Input

If an external voltage higher than  $V_{ST(H)}$  (**Pos. 8.3.5**) is applied to the ST pin, the device is switched off. This function is working independently of the voltage at the DEN pin. Even if the diagnosis is disabled via  $V_{\text{DEN}} < V_{\text{DEN}(\text{dis})}$  the disable function of the ST pin is working. This function is used for applications, where multiple drivers should be used for one light function. It is possible to combine the drivers' fault diagnosis via the ST pins. If a single LED chain fails, the entire light function is switched off. In this scenario e.g. the diagnostic circuit on the body control module can easily distinguish between the two cases (normal load or load fault), because nearly no current is flowing into the LED module during the fault scenario - the drivers consume a current of  $I_{S(\text{fault,STu})}$  (**Pos. 5.1.4**) or  $I_{S(\text{dis,ST})}$  (**Pos. 5.1.2**).

### LITIX<sup>™</sup> Basic TLD1124EL



#### ST Pin

As soon as one LED chain fails, the ST-pin of this device is switched to  $V_{ST(OL/SC)}$ . The other devices used for the same light function can be connected together via the ST pins. This leads to a switch off of all devices connected together. Application examples are shown in **Chapter 10**.




Figure 13 Switching times via ST Pin

#### Load Diagnosis



### 8 Load Diagnosis

The diagnosis function is enabled, if the voltage at the DEN pin  $V_{\text{DEN}}$  is above  $V_{\text{DEN(act)}}$  as described in **Chapter 5**.

### 8.1 Open Load

An open load diagnosis feature is integrated in the TLD1124EL driver IC. If there is an open load on the output, the output is turned off. The potential on the IN\_SET pin rises up to  $V_{\text{IN}\_\text{SET(OL/SC)}}$ . This high voltage can be used as input signal for an  $\mu$ C as shown in **Figure 8**. The open load status is not latched, as soon as the open load condition is no longer present, the output stage will be turned on again. An open load condition is detected, if the voltage drop over the output stage  $V_{\text{PS}}$  is below the threshold according **Pos. 8.3.10** and a filter time of  $t_{\text{OL}}$  is passed.




Figure 14 IN\_SET behavior during open load condition with ST pin connected to GND and  $V_{\text{DEN}} > V_{\text{DEN}(\text{act})}$ 



**Load Diagnosis** 




Figure 15 IN\_SET and ST behavior during open load condition (ST unconnected) and  $V_{\text{DEN}} > V_{\text{DEN(act)}}$ 

### 8.2 Short Circuit to GND detection

The TLD1124EL has an integrated SC to GND detection. If the output stage is turned on and the voltage at the output falls below  $V_{OUT(SC)}$  the potential on the IN\_SET pin is increased up to  $V_{IN\_SET(OL/SC)}$  after  $t_{SC}$ , if the ST pin is connected to GND. If the ST is open or connected to GND via a high ohmic resistor the fault is indicated on the ST pin according to **Chapter 7** after  $t_{SC}$ . More details are shown in **Figure 17**. This condition is not latched. For detecting a normal condition after a short circuit detection an output current according to  $I_{OUT(SC)}$  is driven by the channel.



#### **Load Diagnosis**




Figure 16 IN\_SET behavior during short circuit to GND condition with ST connected to GND and  $V_{\text{DEN}} > V_{\text{DEN}(\text{act})}$ 




Figure 17 IN\_SET and ST behavior during short circuit to GND condition (ST unconnected) and  $V_{\text{DEN}} > V_{\text{DEN}(\text{act})}$ 



#### Load Diagnosis

### 8.3 Electrical Characteristics IN\_SET Pin and Load Diagnosis

#### Electrical Characteristics IN\_SET pin and Load Diagnosis

Unless otherwise specified:  $V_{\rm S}$  = 5.5 V to 40 V,  $T_{\rm j}$  = -40°C to +150°C,  $R_{\rm SET}$  = 12 k $\Omega$ ,  $V_{\rm DEN}$  = 5.5 V, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
8.3.1	IN_SET reference voltage	$V_{\text{IN}_{\text{SET}(\text{ref})}}$	1.19	1.23	1.27	V	<sup>1)</sup> V <sub>OUT</sub> = 3.6 V T <sub>j</sub> = 25115 °C
8.3.2	IN_SET open load/short circuit voltage	V <sub>IN_SET(OL/SC)</sub>	4	_	5.5	V	<sup>1)</sup> $V_{\rm S} > 8 \text{ V}$ $T_{\rm j} = 25150 \text{ °C}$ $V_{\rm S} = V_{\rm OUT} \text{ (OL) or}$ $V_{\rm OUTx} = 0 \text{ V (SC)}$
8.3.3	IN_SET open load/short circuit current	I <sub>IN_SET(OL/SC)</sub>	1.5	-	7.4	mA	<sup>1)</sup> $V_{\rm S} > 8 V$ $T_{\rm j} = 25150 ^{\circ}{\rm C}$ $V_{\rm IN\_SET} = 4 V$ $V_{\rm S} = V_{\rm OUT}  (\rm OL)  \rm or$ $V_{\rm OUT} = 0  V  (\rm SC)$
8.3.4	ST device turn on threshold (active low) in case of voltage applied from external (ST-pin acting as input)	V <sub>ST(L)</sub>	0.8	-	-	V	-
8.3.5	ST device turn off threshold (active low) in case of voltage applied from external (ST-pin acting as input)	V <sub>ST(H)</sub>	-	-	2.5	V	-
8.3.6	ST pull down current	I <sub>ST(PD)</sub>	-	-	15	μΑ	V <sub>ST</sub> = 0.8 V
8.3.7	ST open load/short circuit voltage (ST-pin acting as diagnosis output)	V <sub>ST(OL/SC)</sub>	4	-	5.5	V	<sup>1)</sup> $V_{\rm S} > 8 V$ $T_{\rm j} = 25150 ^{\circ}{\rm C}$ $R_{\rm ST} = 470 \rm k\Omega$ $V_{\rm S} = V_{\rm OUT} \rm (OL) \rm or$ $V_{\rm OUT} = 0 \rm V \rm (SC)$
8.3.8	ST open load/short circuit current (ST-pin acting as diagnosis output)	I <sub>ST(OL/SC)</sub>	100	-	220	μΑ	<sup>1)</sup> $V_{\rm S} > 8 V$ $T_{\rm j} = 25150 ^{\circ}{\rm C}$ $V_{\rm ST} = 2.5 V$ $V_{\rm S} = V_{\rm OUT} ({\rm OL}) {\rm or}$ $V_{\rm OUT} = 0  V ({\rm SC})$
8.3.9	OL detection filter time	t <sub>oL</sub>	10	22	35	μs	<sup>1)</sup> $V_{\rm S} > 8 \rm V$
8.3.10	OL detection voltage $V_{PS(OL)} = V_S - V_{OUT}$	V <sub>PS(OL)</sub>	0.2	-	0.4	V	<i>V</i> <sub>S</sub> > 8 V
8.3.11	Short circuit to GND detection threshold	V <sub>OUT(SC)</sub>	0.8	-	1.4	V	<i>V</i> <sub>s</sub> > 8 V
8.3.12	SC detection filter time	t <sub>sc</sub>	10	22	35	μs	<sup>1)</sup> $V_{\rm S} > 8 \rm V$



#### Load Diagnosis

#### Electrical Characteristics IN\_SET pin and Load Diagnosis (cont'd)

Unless otherwise specified:  $V_{\rm S}$  = 5.5 V to 40 V,  $T_{\rm j}$  = -40°C to +150°C,  $R_{\rm SET}$  = 12 k $\Omega$ ,  $V_{\rm DEN}$  = 5.5 V, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions
			Min.	Тур.	Max.		
8.3.13	IN_SET diagnosis reset time	t <sub>IN_SET(reset)</sub>	-	5	20	μs	<sup>1)</sup> $V_{\rm S} > 8 \rm V$
8.3.14	SC detection current in case of unconnected ST-pin	I <sub>OUT(SC,STu)</sub>	100	200	300	μΑ	V <sub>S</sub> > 8 V V <sub>OUT</sub> = 0 V
8.3.15	SC detection current in case of ST-pin shorted to GND	I <sub>OUT(SC,STG)</sub>	0.1	2	4.75	mA	$V_{\rm S} > 8 V$ $V_{\rm OUT} = 0 V$ $V_{\rm ST} = 0 V$
8.3.16	IN_SET activation current without turn on of output stage	I <sub>IN_SET(act)</sub>	2	-	15	μΑ	See Figure 10

1) Not subject to production test, specified by design

#### Power Stage



### 9 Power Stage

The output stage is realized as high side current source with a current of 360 mA. During off state the leakage current at the output stage is minimized in order to prevent a slightly glowing LED.

The maximum current of the channel is limited by the power dissipation and used PCB cooling areas (which results in the applications  $R_{\text{thJA}}$ ).

For an operating current control loop the supply and output voltages according to the following parameters have to be considered:

- Required supply voltage for current control V<sub>S(CC)</sub>, Pos. 5.1.7
- Voltage drop over output stage during current control V<sub>PS(CC)</sub>, Pos. 9.2.6
- Required output voltage for current control V<sub>OUT(CC)</sub>, Pos. 9.2.7

### 9.1 Protection

The device provides embedded protective functions, which are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as "outside" normal operating range. Protective functions are neither designed for continuous nor for repetitive operation.

#### 9.1.1 Over Load Behavior

An over load detection circuit is integrated in the LITIX<sup>™</sup> Basic IC. It is realized by a temperature monitoring of the output stage (OUT).

As soon as the junction temperature exceeds the current reduction temperature threshold  $T_{j(CRT)}$  the output current will be reduced by the device by reducing the IN\_SET reference voltage  $V_{IN\_SET(ref)}$ . This feature avoids LED's flickering during static output overload conditions. Furthermore, it protects LEDs against over temperature, which are mounted thermally close to the device. If the device temperature still increases, the output current decreases close to 0 A. As soon as the device cools down the output current rises again.




Figure 18 Output current reduction at high temperature

Note: This high temperature output current reduction is realized by reducing the IN\_SET reference voltage voltage (**Pos. 8.3.1**). In case of very high power loss applied to the device and very high junction temperature the output current may drop down to I<sub>OUT</sub> = 0 mA, after a slight cooling down the current increases again.

### 9.1.2 Reverse Battery Protection

The TLD1124EL has an integrated reverse battery protection feature. This feature protects the driver IC itself, but also connected LEDs. The output reverse current is limited to  $I_{OUTx(rev)}$  by the reverse battery protection.



#### Power Stage

Note: Due to the reverse battery protection a reverse protection diode for the light module may be obsolete. In case of high ISO-pulse requirements and only minor protecting components like capacitors a reverse protection diode may be reasonable. The external protection circuit needs to be verified in the application.

### 9.2 Electrical Characteristics Power Stage

#### **Electrical Characteristics Power Stage**

Unless otherwise specified:  $V_{\rm S}$  = 5.5 V to 18 V,  $T_{\rm j}$  = -40°C to +150°C,  $V_{\rm OUT}$  = 3.6 V, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol		Limit Val	ues	Unit	Conditions	
			Min.	Тур.	Max.			
9.2.1	Output leakage current	I <sub>OUT(leak)</sub>	-	-	21 9	μΑ	$I_{IN\_SET} = 0 \ \mu A$ $V_{OUT} = 2.5 \ V$ $T_j = 150 \ ^{\circ}C$ $T_j = 85 \ ^{\circ}C$	
9.2.2	Output leakage current in boost over battery setup	-/ <sub>OUT(leak,B2B)</sub>	-	-	150	μA	<sup>1)</sup> $I_{IN_{SET}} = 0 \ \mu A$ $V_{OUT} = V_{S} = 40 \ V$	
9.2.3	Reverse output current	-I <sub>OUT(rev)</sub>	-	-	3	μΑ	<sup>1)</sup> V <sub>S</sub> = -16 V Output load: LED with break down voltage < -0.6 V	
9.2.4	Output current accuracy limited temperature range	k <sub>LT</sub>	2092 1935	2250 2250	2408 2565		<sup>1)</sup> $T_j$ = 25115 °C $V_S$ = 818 V $V_{PS}$ = 2 V $R_{SET}$ = 612 kΩ $R_{SET}$ = 30 kΩ	
9.2.5	Output current accuracy over temperature	<i>k</i> <sub>ALL</sub>	2092 1935	2250 2250	2408 2565		<sup>1)</sup> $T_j$ = -40115 °C $V_S$ = 818 V $V_{PS}$ = 2 V $R_{SET}$ = 612 kΩ $R_{SET}$ = 30 kΩ	
9.2.6	Voltage drop over power stage during current control $V_{PS(CC)} = V_S - V_{OUT}$	V <sub>PS(CC)</sub>	0.75	-	-	V	<sup>1)</sup> $V_{\rm S} = 13.5 \text{ V}$ $R_{\rm SET} = 12 \text{ k}\Omega$ $I_{\rm OUT} \ge 90\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$	
9.2.7	Required output voltage for current control	V <sub>OUT(CC)</sub>	2.3	-	-	V	<sup>1)</sup> $V_{\rm S} = 13.5 \text{ V}$ $R_{\rm SET} = 12 \text{ k}\Omega$ $I_{\rm OUT} \ge 90\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$	



#### **Power Stage**

#### Electrical Characteristics Power Stage (cont'd)

Unless otherwise specified:  $V_{\rm S}$  = 5.5 V to 18 V,  $T_{\rm j}$  = -40°C to +150°C,  $V_{\rm OUT}$  = 3.6 V, all voltages with respect to ground, positive current flowing into pin for input pins (I), positive currents flowing out of the I/O and output pins (O) (unless otherwise specified)

Pos.	Parameter	Symbol	L	imit Val	ues	Unit	Conditions	
			Min.	Min. Typ. Max.				
9.2.8	Maximum output current	I <sub>OUT(max)</sub>	360	-	-	mA	$R_{SET} = 4.7 kΩ$ The maximum output current is limited by the thermal conditions. Please refer to <b>Pos. 4.3.1</b> - <b>Pos. 4.3.3</b>	
9.2.9	ST turn on time	t <sub>on(st)</sub>	-	-	15	μs	<sup>2)</sup> $V_{\rm S} = 13.5 \text{ V}$ $R_{\rm SET} = 12 \text{ k}\Omega$ $\text{ST} \rightarrow \text{L}$ $I_{\rm OUT} = 80\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$	
9.2.10	ST turn off time	t <sub>off(st)</sub>	-	-	10	μs	<sup>2)</sup> $V_{\rm S} = 13.5 \text{ V}$ $R_{\rm SET} = 12 \text{ k}\Omega$ $\text{ST} \rightarrow \text{H}$ $I_{\rm OUT} = 20\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$	
9.2.11	IN_SET turn on time	t <sub>on(in_set)</sub>	-	-	15	μs	$V_{\rm S} = 13.5 \text{ V}$ $I_{\rm IN_SET} = 0 \rightarrow 100 \mu\text{A}$ $I_{\rm OUT} = 80\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$	
9.2.12	IN_SET turn off time	t <sub>off(in_set)</sub>	-	-	10	μs	$V_{\rm S} = 13.5 \text{ V}$ $I_{\rm IN\_SET} = 100 \Rightarrow 0 \mu\text{A}$ $I_{\rm OUT} = 20\% \text{ of}$ $(k_{\rm LT(typ)}/R_{\rm SET})$	
9.2.13	Current reduction temperature threshold	T <sub>j(CRT)</sub>	-	140	-	°C	<sup>1)</sup> $I_{OUT} = 95\%$ of $(k_{LT(typ)}/R_{SET})$	
9.2.14	Output current during current reduction at high temperature	I <sub>OUT(CRT)</sub>	85% of (k <sub>LT(typ)</sub> /R <sub>SET</sub> )	-	-	A	<sup>1)</sup> $R_{SET} = 12 kΩ$ $T_j = 150 °C$	

1) Not subject to production test, specified by design


2) see also Figure 13



#### **Application Information**

### 10 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.



### Figure 19 Application Diagram

Note: This is a very simplified example of an application circuit. In case of high ISO-pulse requirements a reverse protection diode may be used for LED protection. The function must be verified in the real application.


### **10.1** Further Application Information

For further information you may contact http://www.infineon.com/



Package Outlines

## 11 Package Outlines



### Figure 20 PG-SSOP-14

### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website: http://www.infineon.com/packages.



**Revision History** 

# 12 Revision History

Revision	Date	Changes
1.0	2013-08-08	Inital revision of data sheet
1.1	2015-03-19	Updated parameters K <sub>LT</sub> and K <sub>ALL</sub> in the chapter Power Stage
1.2	2018-04-26	Updated to latest template
1.2	2018-04-26	Updated application drawing
1.2	2018-04-26	Updated package marking
1.2	2018-04-26	Updated package figure
1.21	2021-07-05	Corrected cross references in Chapter 5.1 Footnote <sup>2)</sup>



# **Table of Contents**

1	Overview	. 1
2	Block Diagram	. 3
<b>3</b> 3.1 3.2	Pin Configuration Pin Assignment Pin Definitions and Functions	. 4
<b>4</b> 4.1 4.2 4.3	General Product Characteristics	.6 .7
<b>5</b> 5.1	<b>DEN Pin</b>	
<b>6</b> 6.1 6.2	IN_SET Pin Output Current Adjustment via RSET Smart Input Pin	11
<b>7</b> 7.1 7.2 7.3	<b>ST Pin</b>	14 14
<b>8</b> 8.1 8.2 8.3	Load Diagnosis	16 17
<b>9</b> 9.1 9.1.1 9.1.2 9.2	Power Stage Protection Over Load Behavior Reverse Battery Protection Electrical Characteristics Power Stage	21 21 21
<b>10</b> 10.1	Application Information         Surther Application Information	
11	Package Outlines	25
12	Revision History	26
	Table of Contents	27

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2021-07-05 Published by Infineon Technologies AG 81726 Munich, Germany

© 2021 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document? Email: erratum@infineon.com

Document reference TLD1124EL

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.