



Sample &

Buv







TLC2274-HT

SGLS416 - JANUARY 2015

# TLC2274-HT Advanced LinCMOS<sup>™</sup> Rail-to-Rail Operational Amplifier

#### 1 Features

- Qualified for Automotive Applications
- Qualified in Accordance With AEC-Q100
- **Output Swing Includes Both Supply Rails**
- Low Noise: 9 nV/ $\sqrt{\text{Hz}}$  Typ at f = 1 kHz
- Low Input Bias Current: 1 pA Typical
- Fully Specified for Both Single-Supply and Split-Supply Operation
- Common-Mode Input Voltage Range Includes Negative Rail
- High-Gain Bandwidth: 2.2 MHz Typical
- High Slew Rate: 3.6 V/µs Typical
- Low Input Offset Voltage 2500- $\mu$ V Max at T<sub>A</sub> = 25°C
- Macromodel Included

#### 2 Applications

- Supports Extreme Temperature Applications:
  - Controlled Baseline
  - One Assembly and Test Site
  - One Fabrication Site
  - Available in Extreme (-40°C to 150°C) Temperature Range (1)
  - Extended Product Life Cycle
  - Extended Product-Change Notification
  - Product Traceability
  - Texas Instruments' high temperature products use highly-optimized silicon (die) solutions with design and process enhancements to maximize performance over extended temperatures. All devices are characterized and qualified for 1000 hours continuous operating life at maximum rated temperature.

# 3 Description

The TLC2274 is a quadruple operational amplifier from Texas Instruments. The device exhibits rail-torail output performance for increased dynamic range in single- or split-supply applications. The TLC2274 offers 2 MHz of bandwidth and 3 V/µs of slew rate for higher speed applications. These device offers comparable ac performance while having better noise, input offset voltage, and power dissipation than existing CMOS operational amplifiers. The TLC2274 has a noise voltage of  $9nV/\sqrt{Hz}$ , two times lower than competitive solutions.

The TLC2274, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels, this device works well in hand-held monitoring and remote-sensing applications. In addition, the railto-rail output feature, with single- or split-supplies, makes this device a great choice when interfacing with analog-to-digital converters (ADCs). This family is fully characterized at 5 V and ±5 V.

It offers increased output dynamic range, lower noise voltage, and lower input offset voltage. This enhanced feature set allows the device to be used in a wider range of applications.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)			
TLC2274-HT	TSSOP (14)	6.60 mm × 5.10 mm			

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Maximum Peak-to-Peak Output Voltage vs Supply Voltage



Custom temperature ranges available (1)



Texas Instruments

www.ti.com

# **Table of Contents**

1	Feat	tures 1							
2	Арр	lications1							
3	Description1								
4	Rev	ision History 2							
5	Pin	Configuration and Functions 3							
6	Spe	cifications4							
	6.1	Absolute Maximum Ratings 4							
	6.2	ESD Ratings 4							
	6.3	Recommended Operating Conditions 4							
	6.4	Thermal Information 4							
	6.5	Electrical Characteristics, V <sub>DD</sub> = 5 V5							
	6.6	Operating Characteristics, $V_{DD} = 5 V$							
	6.7	Electrical Characteristics, $V_{DD\pm} = \pm 5 V$							
	6.8	Operating Characteristics, $V_{DD\pm} = \pm 5 V$							
	6.9	Typical Characteristics 10							
7	Deta	ailed Description 17							

	7.1	Overview	17
	7.2	Functional Block Diagram	17
	7.3	Feature Description	17
8	Appl	lication and Implementation	18
	8.1	Application Information	18
	8.2	Typical Application	19
9	Pow	er Supply Recommendations	22
10	Layo	out	22
	10.1	Layout Guidelines	22
	10.2	Layout Example	22
11	Devi	ice and Documentation Support	23
	11.1	Trademarks	23
	11.2	Electrostatic Discharge Caution	23
	11.3	Glossary	23
12	Mec	hanical, Packaging, and Orderable	
		mation	23

# 4 Revision History

DATE	REVISION	NOTES
January 2015	*	Initial release.



# 5 Pin Configuration and Functions





COMPONENT	TLC2274			
Transistors	76			
Resistors	52			
Diodes	18			
Capacitors	6			

Table 1. Actu	al Device Comp	onent Count <sup>(1)</sup>
---------------	----------------	----------------------------

(1) Includes both amplifiers and all ESD, bias, and trim circuitry

# 6 Specifications

## 6.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{DD+}$	Supply voltage <sup>(2)</sup>			8	V
V <sub>DD</sub> -	Supply voltage <sup>(2)</sup>			-8	V
$V_{\text{ID}}$	Differential input voltage <sup>(3)</sup>		-16	16	V
VI	Input voltage <sup>(2)</sup>	Any input	V <sub>DD-</sub> – 0.3	V <sub>DD+</sub>	V
lj –	Input current	Any input	-5	5	mA
I <sub>O</sub>	Output current		-50	50	mA
	Total current into V <sub>DD+</sub>		-50	50	mA
	Total current out of V <sub>DD</sub> -		-50	50	mA
	Duration of short-circuit current at (or belo	Unlin	nited		
T <sub>A</sub>	Operating free-air temperature		-40	150	°C
	Lead temperature 1.6 mm (1/16 inch) from	n case for 10 s		260	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to the midpoint between V<sub>DD+</sub> and V<sub>DD-</sub>.

(3) Differential voltages are at  $I_{N+}$  with respect to  $I_{N-}$ . Excessive current will flow if input is brought below  $V_{DD-} - 0.3 V$ .

(4) The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

# 6.2 ESD Ratings

				VALUE	UNIT
V	, Electrostatic	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2500	V
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per AEC Q100-011	All pins	±1500	v

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{\text{DD}\pm}$	Supply voltage	±2.2	±8	V
VI	Input voltage	V <sub>DD</sub> -	V <sub>DD+</sub> −1.5	V
V <sub>IC</sub>	Common-mode input voltage	V <sub>DD</sub> -	V <sub>DD+</sub> −1.5	V
T <sub>A</sub>	Operating free-air temperature	-40	150	°C

### 6.4 Thermal Information

		TLC2274	
	THERMAL METRIC <sup>(1)</sup>	PW	UNIT
		14 PINS	
$R_{ extsf{ heta}JA}$	Junction-to-ambient thermal resistance	106.0	
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	35.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	47.6	°C/W
ΨJT	Junction-to-top characterization parameter	2.4	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	47.1	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



# 6.5 Electrical Characteristics, $V_{DD} = 5 V$

at specified free-air temperature,  $V_{DD} = 5 V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		T <sub>A</sub> <sup>(1)</sup>	MIN	ТҮР	MAX	UNIT		
.,				25°C		300	2500	.,		
V <sub>IO</sub>	Input offset voltage			Full range			3000	μV		
αV <sub>IO</sub>	Temperature coefficient of input offset voltage			25°C to 125°C		2		µV/°C		
	Input offset voltage long-term drift <sup>(2)</sup>	$V_{IC} = 0 V,$ $V_{O} = 0 V,$	$V_{DD\pm} = \pm 2.5 V,$ R <sub>S</sub> = 50 Ω	25°C		0.002		µV/mo		
	Input offect ourrent		0	25°C		0.5	60	~ ^		
I <sub>IO</sub>	Input offset current			Full range			7000	pА		
	Input bias current			25°C		1		pА		
I <sub>IB</sub>	Input bias current			Full range				рА		
V	Common-mode input voltage	D 50.0	$   \langle   \langle F   m \rangle \rangle$	25°C	0 to 4	-0.3 to 4.2		V		
VICR	range	R <sub>S</sub> = 50 Ω	V <sub>IO</sub>   ≤ 5 mV	Full range	0 to 3.5			v		
		I <sub>OH</sub> = -20 μA		25°C		4.99				
		1 200 4		25°C	4.85	4.93				
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = −200 μA		Full range	4.84			V		
		1 1		25°C	4.25	4.65		-		
		I <sub>OH</sub> = −1 mA		Full range	4.20					
		V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 50 μA	25°C		0.01		V		
	Low-level output voltage	e V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 500 μA	25°C		0.09	0.15			
V <sub>OL</sub>				Full range			0.16			
			V - 25 V	N 05 N	L _ 5 m (	25°C		0.9	1.5	
		V <sub>IC</sub> = 2.5 V,	$I_{OL} = 5 \text{ mA}$	Full range			1.6			
			$R_{L} = 10 \ k\Omega^{(3)}$	25°C	10	35				
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{IC} = 2.5 V,$ $V_{O} = 1 V \text{ to } 4 V,$	$R_L = 10 \text{ K}\Omega^{(1)}$	Full range	8			V/mV		
	ampinioadon		$R_L = 1 M\Omega^{(3)}$	25°C		175				
r <sub>id</sub>	Differential input resistance			25°C		10 <sup>12</sup>		Ω		
r <sub>i</sub>	Common-mode input resistance			25°C		10 <sup>12</sup>		Ω		
Ci	Common-mode input capacitance	f = 10 kHz,	N package	25°C		8		pF		
z <sub>o</sub>	Closed-loop output impedance	f = 1 MHz,	A <sub>V</sub> = 10	25°C		140		Ω		
		$V_{IC} = 0 V \text{ to } 2.7 V,$	R <sub>S</sub> = 50 Ω	25°C	70	75				
CMRR	Common-mode rejection ratio	V <sub>O</sub> = 2.5 V,		Full range	69			dB		
	Supply voltage rejection ratio	V <sub>DD</sub> = 4.4 V to 16 V,		25°C	80	95				
k <sub>SVR</sub>	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = V_{DD}/2,$	No load	Full range	80			dB		
	Supply ourrant	V - 2 5 V	Nolood	25°C		4.4	6	mA		
IDD	Supply current	V <sub>O</sub> = 2.5 V,	No load	Full range			6	mA		

(1) Full range is  $-40^{\circ}$ C to  $150^{\circ}$ C for thisl part.

(2) Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at  $T_A = 150^{\circ}C$  extrapolated to  $T_A = 25^{\circ}C$  using the Arrhenius equation and assuming an activation energy of 0.96 eV.

(3) Referenced to 2.5 V

TEST CONDITIONS

00	Slew rate at unity gain	$V_0 = 0.5 V \text{ to } 2.5 V$ , $R_L = 10 \text{ k}\Omega^{(2)}$	25°C	2.3 3.6	1////	
SR	Slew rate at unity gain	$C_{L} = 100 \text{ pF}^{(2)}$		Full range	1.2	V/µs
		f = 10 Hz		25°C	50	nV/√Hz
Vn	Equivalent input noise voltage	f = 1 kHz		25°C	9	nv/vHz
v	Peak-to-peak equivalent input	f = 0.1 to 1 Hz		25°C	1	
V <sub>N(pp)</sub>	noise voltage	f = 0.1 to 10 Hz		25°C	1.4	μV
l <sub>n</sub>	Equivalent input noise current			25°C	0.6	fA/√Hz
	Total harmonic distortion plus noise	$V_0 = 0.5V$ to 2.5V,	A <sub>V</sub> = 1		0.0013%	
THD + N		$R_{L} = 10 k\Omega,$ f = 20 kHz <sup>(2)</sup>	A <sub>V</sub> = 10	25°C	0.004%	
			A <sub>V</sub> = 100		0.03%	
	Gain-bandwidth product	f = 10  kHz, $C_L = 100 \text{ pF}^{(2)}$	$R_L = 10 \ k\Omega^{(2)}$	25°C	2.18	MHz
B <sub>OM</sub>	Maximum output-swing bandwidth	$V_{O(PP)} = 2V,$ $R_L = 10 \ k\Omega^{(2)}$	$A_V = 1,$ $C_L = 100 \text{ pF}^{(2)}$	25°C	1	MHz
		A <sub>V</sub> = -1,	To 0.1%		1.5	
t <sub>s</sub>	Settling time	$\begin{array}{l} \text{Step} = 0.5 \text{V to } 2.5 \text{V}, \\ \text{R}_{\text{L}} = 10 \ \text{k} \Omega^{(2)} \\ \text{C}_{\text{L}} = 100 \ \text{pF}^{(2)} \end{array}$	To 0.01%	25°C	2.6	μs
φ <sub>m</sub>	Phase margin at unity gain	P 10 KO	C 100 pF <sup>(2)</sup>	25°C	50°	
	Gain margin	R <sub>L</sub> = 10 kΩ	$C_{L} = 100 \text{ pF}^{(2)}$	25°C	10	dB

T<sub>A</sub><sup>(1)</sup>

MIN

ТҮР

Copyright © 2015, Texas Instruments Incorporated

(1) Full range is  $-40^{\circ}$ C to  $150^{\circ}$ C for this part.

6.6 Operating Characteristics, V<sub>DD</sub> = 5 V

PARAMETER

at specified free-air temperature,  $V_{DD} = 5 V$  (unless otherwise noted)

(2) Referenced to 2.5 V

TLC2274-HT SGLS416-JANUARY 2015

MAX

UNIT



# 6.7 Electrical Characteristics, $V_{DD\pm} = \pm 5 V$

at specified free-air temperature,  $V_{DD\pm} = \pm 5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
V	Input offect units an			25°C		300	2500		
V <sub>IO</sub>	Input offset voltage			Full range			3000	μV	
αV <sub>IO</sub>	Temperature coefficient of input offset voltage			25°C to 125°C		2		µV/°C	
	Input offset voltage long- term drift <sup>(2)</sup>	$V_{IC} = 0 V,$ $R_S = 50 \Omega$	$V_{O} = 0 V$	25°C		0.002		μV/mo	
I <sub>IO</sub>	Input offset current			25°C		0.5	60	pА	
10	input onset outrent	_		Full range			7000	pr	
I <sub>IB</sub>	Input bias current			25°C		1	60	pА	
ιB				Full range			7000	pri	
V <sub>ICR</sub>	Common-mode input	R <sub>S</sub> = 50 Ω	V <sub>IO</sub>   ≤ 5 mV	25°C	-5 to 4	-5.3 to 4.2		V	
*ICK	ICR voltage range	115 - 00 12		Full range	-5 to 3.5			•	
		I <sub>O</sub> = -20 μA		25°C		4.99			
V <sub>OM+</sub> Maximum positive p	<b>N A C C C C C C C C C C</b>	I <sub>Ω</sub> = −200 μA		25°C	4.85	4.93			
	output voltage	10 = 200 µ/(		Full range	4.84			V	
		I <sub>O</sub> = −1 mA		25°C	4.25	4.65		-	
		10 - T IIIA		Full range	4.20				
V <sub>OM-</sub>		$V_{IC} = 0 V,$	$I_0 = 50 \ \mu A$	25°C		-4.99			
		$V_{IC} = 0 V,$ $V_{IC} = 0 V,$	I <sub>O</sub> = 500 μA	25°C	-4.85	-4.91		V	
	Maximum negative peak output voltage			Full range	-4.85				
			I <sub>O</sub> = 5 mA	25°C	-3.5	-4.1			
				Full range	-3.45				
				25°C	20	50		V/mV	
A <sub>VD</sub>	Large-signal differential voltage amplification	$V_{O} = \pm 4 V,$	$R_L = 10 \ k\Omega$	Full range	16				
			$R_L = 1 M\Omega$	25°C		300			
r <sub>id</sub>	Differential input resistance			25°C		10 <sup>12</sup>		Ω	
r <sub>i</sub>	Common-mode input resistance			25°C		10 <sup>12</sup>		Ω	
Ci	Common-mode input capacitance	f = 10 kHz,	N package	25°C		8		pF	
Z <sub>0</sub>	Closed-loop output impedance	f = 1 MHz,	AV = 10	25°C		130		Ω	
	Common-mode rejection	$V_{IC} = -5$ V to 2.7 V,	R <sub>S</sub> = 50 Ω	25°C	75	80		d٦	
CMRR	ratio	$V_{O} = 0 V,$		Full range	73			dB	
Ŀ	Supply voltage rejection	$V_{DD} = \pm 2.2 \text{ V to } \pm 8 \text{ V}$	,	25°C	80	95			
k <sub>SVR</sub>	ratio $(\Delta V_{DD}/\Delta V_{IO})$	$V_{IC} = 0V,$	No load	Full range	80			dB	
	Quarte suma i		No. loo d	25°C		4.4	6		
IDD	Supply current	$V_{O} = 0 V,$	No load	Full range			6	mA	

Full range is −40°C to 150°C for this part.
Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at T<sub>A</sub> = 150°C extrapolated to T<sub>A</sub> = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

# 6.8 Operating Characteristics, V<sub>DD±</sub> = ±5 V

at specified free-air temperature,  $V_{DD\pm} = \pm 5 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	T <sub>A</sub> <sup>(1)</sup>	MIN	TYP	MAX	UNIT	
00		$V_0 = \pm 2.3 V,$ $C_L = 100 pF$		25°C	2.3	3.6		\//	
SR Slew rate at unity gain		$R_L = 10 \ k\Omega$		Full range	1.2			V/µs	
Equivalent input noise		f = 10 Hz		25°C		50		nV/√ <del>Hz</del>	
Vn	voltage	f = 1 kHz		25°C		9			
Peak-to-peak equivalent		f = 0.1 to 1 Hz		25°C		1			
V <sub>N(pp)</sub>	input noise voltage	f = 0.1 to 10 Hz		25°C		1.4	μV		
In	Equivalent input noise current			25°C		0.6		fA/√Hz	
THD + N	Total harmonic distortion plus noise	$V_0 = \pm 2.3 V_1$	A <sub>V</sub> = 1	25°C		0.0011%			
		f = 20 kHz,	A <sub>V</sub> = 10			0.004%			
		$R_L = 10 \ k\Omega$	A <sub>V</sub> = 100			0.03%			
	Gain-bandwidth product	f = 10 kHz, C <sub>L</sub> = 100 pF	$R_L = 10 \ k\Omega$	25°C		2.25		MHz	
B <sub>OM</sub>	Maximum output-swing bandwidth	$\begin{array}{l} V_{O(PP)} = 4.6 \ V, \\ R_L = 10 \ k\Omega \end{array}$	A <sub>V</sub> = 1, C <sub>L</sub> = 100 pF	25°C		0.54		MHz	
		A <sub>V</sub> = -1,	To 0.1%			1.5			
ts	Settling time	$\begin{array}{l} \text{Step} = -2.3 \ \text{V} \ \text{to} \ 2.3 \ \text{V}, \\ \text{R}_{\text{L}} = 10 \ \text{k}\Omega \\ \text{C}_{\text{L}} = 100 \ \text{pF} \end{array}$	To 0.01%	25°C		3.2		μs	
φ <sub>m</sub>	Phase margin at unity gain	D 10 k0	C 100 pF	25°C		52°			
	Gain margin	$R_{L} = 10 k\Omega,$	C <sub>L</sub> = 100 pF	25°C		10		dB	

(1) Full range is  $-40^{\circ}$ C to  $150^{\circ}$ C for this part.



- A. See data sheet for Absolute Maximum Ratings and minimum Recommended Operating Conditions.
- Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect Β. life).

Figure 2. TLC2274EPWRQ1 Operating Life Derating Chart







Figure 3. Estimated Wire Bond Life

TLC2274-HT SGLS416 – JANUARY 2015

# 6.9 Typical Characteristics





## **Typical Characteristics (continued)**







Figure 12. Maximum Positive Peak Output Voltage vs Output Current





Figure 11. Low-Level Output Voltage vs Low-Level Output Current



Figure 13. Maximum Negative Peak Output Voltage vs Output Current





**TLC2274-HT** SGLS416-JANUARY 2015

www.ti.com

# Typical Characteristics (continued)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the devices.













Figure 21. Large-Signal Differential Voltage Amplification vs **Free-Air Temperature** 

10 k

100 k

Figure 20. Large-Signal Differential Voltage Amplification

and Phase Margin vs Frequency

f - Frequency

1 M

– Hz

0

-20

-40

1 k

е<sup>ф</sup>

٥°

45

-90

10 M



## **Typical Characteristics (continued)**







Figure 24. Output Impedance vs Frequency





Figure 23. Output Impedance vs Frequency



Figure 25. Common-Mode Rejection Ratio vs Frequency





TLC2274-HT SGLS416 – JANUARY 2015

www.ti.com

# **Typical Characteristics (continued)**





# **Typical Characteristics (continued)**



TLC2274-HT SGLS416 – JANUARY 2015

# **Typical Characteristics (continued)**





## 7 Detailed Description

### 7.1 Overview

The TLC2274 device exhibits rail-to-rail output performance for increased dynamic range in single- or split - supply applications. These device offers comparable ac performance while having better noise, input offset voltage and power dissipation than existing CMOS operational amplifiers. The TLC2274 device, exhibiting high input impedance and low noise, is excellent for small signal conditioning for high-impedance sources, such as piezoelectric transducers. It offers increased output dynamic range, lower noise voltage, and lower input offset voltage. This enhanced feature set allows the device to be used in a wider range of applications.

### 7.2 Functional Block Diagram



#### 7.3 Feature Description

These devices use the Texas Instruments silicon gate LinCMOS<sup>™</sup> process, giving them stable input offset voltages, very high input impedances, and extremely low input offset and bias currents. In addition, the rail-to-rail output feature with single- or split-supplies, makes this device a great choice when interfacing with analog-to-digital converters (ADCs).

TEXAS INSTRUMENTS

www.ti.com

## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

### 8.1.1 Macromodel Information

Macromodel information provided was derived using Microsim Parts, the model generation software used with Microsim PSpice. The Boyle macromodel <sup>(1)</sup> and subcircuit in Figure 46 are generated using the TLC227x typical electrical and operating characteristics at  $T_A = 25^{\circ}$ C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

 G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", IEEE Journal of Solid-State Circuits, SC-9, 353 (1974).



## **Application Information (continued)**



Figure 46. Boyle Macromodels and Subcircuit

# 8.2 Typical Application

The TLC2274 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 48 and Figure 49 show its ability to drive loads up to 1000 pF while maintaining good gain and phase margins (Rnull = 0).



Figure 47. Typical Application Schematic

### **Typical Application (continued)**

#### 8.2.1 Design Requirements

As per Equation 1:

	0		
Improvement in Phase Margin	UGBW (kHz)	R null (Ω)	CL (pF)
0	1000	0	1000
7.15	1000	20	1000
17.43	1000	50	1000
32.12	1000	100	1000

#### **Table 2. Design Parameters**

#### 8.2.2 Detailed Design Procedure

A smaller series resistor (R<sub>null</sub>) at the output of the device (see Figure 47) improves the gain and phase margins when driving large capacitive loads. Figure 48 and Figure 49 show the effects of adding series resistances of 10  $\Omega$ , 50  $\Omega$ , 100  $\Omega$ , 200  $\Omega$ , and 500  $\Omega$ . The addition of this series resistor has two effects: the first is that it adds a zero to the transfer function and the second is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the improvement in phase margin, Equation 1 can be used.

 $\Delta \phi_{m1} = \tan^{-1} (2 \times \pi \times UGBW \times R_{null} \times C_L)$ 

where

- Δφm1 = Improvement in phase margin
- UGBW = Unity-gain bandwidth frequency
- Rnull = Output series resistance
- CL = Load capacitance

(1)

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (see Figure 47). To use equation 1, UGBW must be approximated from Figure 47. Using Equation 1 alone overestimates the improvement in phase margin, as illustrated in Figure 51. The overestimation is caused by the decrease in the frequency of the pole associated with the load, thus providing additional phase shift and reducing the overall improvement in phase margin. Using Figure 47, with Equation 1 enables the designer to choose the appropriate output series resistance to optimize the design of circuits driving large capacitance loads.

#### 8.2.3 Application Curves

 $T_A = 25^{\circ}C$ 







## 9 Power Supply Recommendations

TLC2274 operates from  $\pm 2.2$ - to  $\pm 8$ -V. In addition, key parameters are assured over the specified temperature range,  $-55^{\circ}$ C to  $125^{\circ}$ C. Parameters which vary significantly with operating voltage or temperature are shown in the *Typical Characteristics*.

# 10 Layout

### 10.1 Layout Guidelines

The TLC2274 has very-low offset voltage and drift. To achieve highest performance, optimize circuit layout and mechanical conditions. Offset voltage and drift can be degraded by small thermoelectric potentials at the operational amplifier inputs. Connections of dissimilar metals generate thermal potential, which can degrade the ultimate performance of the TLC2274. Cancel these thermal potentials by assuring that they are equal in both input terminals.

- Keep the thermal mass of the connections made to the two input terminals similar.
- Locate heat sources as far as possible from the critical input circuitry.
- Shield operational amplifier and input circuitry from air currents such as cooling fans.

### **10.2 Layout Example**









# **11** Device and Documentation Support

## 11.1 Trademarks

LinCMOS is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## **11.2 Electrostatic Discharge Caution**



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



6-Feb-2020

# PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLC2274EPWRQ1	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	2274EQ1	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TLC2274-HT :



6-Feb-2020

- Catalog: TLC2274
- Automotive: TLC2274-Q1
- Enhanced Product: TLC2274-EP
- Military: TLC2274M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

# TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions	are	nominal
-----------------	-----	---------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC2274EPWRQ1	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

15-Nov-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC2274EPWRQ1	TSSOP	PW	14	2000	367.0	367.0	35.0

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated