- Single-Chip Token-Ring Solution
- IBM<sup>™</sup> Token-Ring Network<sup>™</sup> Compatible
- Compatible With ISO/IEC IEEE Std 802.5:1992 Token-Ring Access-Method and Physical-Layer Specifications
- Compatible With TI380FPA PacketBlaster™
- Glueless Memory Interface
- Digital Phase-Locked Loop (PLL)
  - Precise Control of Bandwidths
  - Improved Jitter Tolerance
  - Minimizes Accumulated Phase Slope
- Phantom Drive for Physical Insertion Onto Ring
- Differential Line Receiver With Level-Dependent Frequency Equalization
- Low-Impedance Differential Line Driver to Ease Transmit-Filter Design
- On-Chip Watchdog Timer
- Internal Crystal Oscillator for Reference-Clock Generation
- Expandable LAN-Subsystem Memory up to 2M Bytes

- 32-Bit Host Address Bus
- 80x8x or 68xxx-Type Bus and Memory Organization
- Dual-Port Direct Memory Access (DMA) and Direct Input/Output Transfers to Host Bus
- Supports 8- or 16-Bit Pseudo-Direct Memory Access (PDMA) Operation
- Electrostatic Discharge (ESD) Protection Exceeds 2 kV (All Pins)
- 0.8-μm CMOS Technology
- Token-Ring Features
  - 16- or 4-Megabit-Per-Second (Mbit/s) Data Rates
  - Supports up to 18K-Byte Frame Size (16 Mbit/s Only)
  - Supports Universal and Local Addressing
  - Early Token-Release Option (16 Mbit/s Only)
  - Built-In Real-Time Error Detection
  - Automatic Frame-Buffer Management
  - 2-MHz to 33-MHz System-Bus Clock
  - Slow-Clock Low-Power Mode
- 176-Pin Thin Quad Flat Package



Figure 1. Network-Commprocessor Applications Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Intel is a trademark of Intel Corporation.

 $\operatorname{IBM}$  and Token-Ring Network are trademarks of International Business Machines Corporation.

Motorola is a trademark of Motorola, Inc.

PacketBlaster and TI are trademarks of Texas Instruments Incorporated.

PAL<sup>®</sup> is a registered trademark of Advanced Micro Devices, Inc. Other companies also manufacture programmable array logic devices.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated

APS Accumulated Phase Slope ASF Adapter-Support Function Address-Recognize Indicator/Frame-Copied Indicator ARI/FCI Burn-In Address BIA CAF Copy All Frames CG **Clock Generator** СР **Communications Processor** CPU Central Processing Unit CRC Cyclic Redundancy Check DIO **Direct Input/Output** DMA **Direct Memory Access** ESD Electrostatic Discharge EACO Enhanced-Address-Copy Option LLC Logical Link Control LSB Least Significant Bit MAC Media-Access Control Mbit/s Megabits Per Second Mbit/s Megabytes Per Second MIF Memory Interface MIPS Million Instructions Per Second MOSFET Metal Oxide Semiconductor Field-Effect Transistor MSB Most Significant Bit PDMA Pseudo-Direct Memory Access PH Protocol Handler PHY Physical-Layer Interface PLL Phase-Locked Loop SIF System Interface SIF Adapter Control Register SIFACL S/W Software TCU Trunk-Coupling Unit UNA Upstream Neighbor Address

#### Table 1. Abbreviations and Acronyms



SPWS034 - MARCH 1998

OSCOUT NSELOUT1 WRAP DRVR+ DRVR-NVELT NC TDI TDI TDI TDI V SSX PHOUTB MBCLK2 MBCLK1 V SSP PHOUTA MBIAEN ESET V DDD NABL S4/16 PWRDN V SSC1 V SSD RATER In V DDL1 V DDO EQ+ EQ-VSSA1 RCV+ V DDA1 RCV-RCVR RCLK V DDL1 V DDX XMT-XMT+ V DDP RES V SSL VSSL MR Ŷ 172 171 170 169 168 162 161 159 158 157 157 155 154 153 152 151 150 149 148 147 146 145 4 143 142 140 139 138 136 133 176 175 174 173 167 166 165 164 163 141 137 35 34 MREF XT2 0 132 MAL VSSO 2 131 MACS 130 XT1 3 MROMEN 129 VDDA2 4 OSC32 ATEST 128 5 VSSA2 OSCIN 6 127 TCLK IREF 126 7 V<u>SSA</u>3 REDY TMS 125 8 TRST 124 9 V<sub>DDA3</sub> Vssc 10 123 Vss 122 FRAQ 11 SYNCIN NSRT 12 121 VDDL 13 120 VSSL V<sub>DD</sub> [ 14 119 VDD XMATCH MDDIR 15 118 MAX0 XFAIL 16 117 MAX2 17 TEST0 116 MCAS TEST1 18 115 MW TEST2 19 114 MRAS TEST3 20 113 Vssc 21 112 TEST4 TEST5 VSSL 22 111 MOE 23 110 SADH0 MBEN [ 24 SADH1 109 MADH7 SADH2 25 108 MADH6 26 107 SADH3 MADH5 27 106 SADH4 SADH5 MADH4 [ 28 105 VDD [ 29 104 Vss 30 Vss [ 103 VDD MADH3 [ 31 102 Vssc MADH2 32 101 SADH6 MADH1 SADH7 33 100 MADH0 [ 34 SPH 99 SRD/SUDS MAXPH 35 98 SRDY/SDTACK MBRQ 36 97 MBGR 37 SOWN 96 SDBEN Vss [ 38 95 MAXPL [ 39 94 SBHE/SRNW MADL7 40 93 SHRQ/SBRQ MADL6 41 92 SPL 42 MADL5 91 SADL0 43 MADL4 90 SADL1 MADL3 44 89 SADL2  $\begin{array}{c} \mathbf{4} \ \mathbf{4} \ \mathbf{5} \\ \mathbf{4} \ \mathbf{4} \\ \mathbf{5} \\ \mathbf{$ VDDL SI/M SI/TR/SIRQ SHLDA/SBGR SDDIR SDDIR SRAS/SAS SWR/SLDS VSS [ SXAL [ SALE ] SALE [ SBCLK ] SADL7 [ SADL7 ] EXTINT2 EXTINT1 EXTINT1 EXTINT0 EXTINT0 V SSC [ NSELOUT0 ] VDD [ MADL0 SADL5 SADL4 SADL3 MADL1 ď **ADL2** EXTINT3 CLKDIV DD SSL

PGF PACKAGE (TOP VIEW)



NC = No internal connection

#### description

The TI380C30A is a single-chip token-ring solution, combining the commprocessor and the physical-layer (PHY) interface onto a single device. The TI380C30A supports 16 Mbit/s and 4 Mbit/s of operation, conforms to ISO 8802–5/IEEE Std 802.5–1992 standards, and has been verified to be completely IBM Token-Ring Network compatible.

The TI380C30A provides a high degree of integration as it combines the functions of the TI380C25 and the TI380C60A onto a single chip. Additional information on the PHY section can be found in the TI380C60A data sheet, literature number SPWS033. With the TI380C30A, only local memory and minimal additional components such as PAL<sup>®</sup> devices and crystal oscillators need to be added to complete the LAN-subsystem design.

The TI380C30A provides a 32-bit system-memory address reach with a high-speed bus-master direct memory access (DMA) interface that supports rapid communications with the host system. In addition, the TI380C30A supports direct I/O and a low-cost 8-bit or 16-bit pseudo-DMA interface that requires only a chip-select to work directly on an 80x8x 8-bit slave I/O interface. Selectable 80x8x or 68xxx-type host-system bus and memory organization add to design flexibility.

The TI380C30A supports addressing for up to 2M bytes of local memory. This expanded memory capacity can improve LAN-subsystem performance by minimizing the frequency of host LAN-subsystem communications by allowing larger blocks of information to be transferred at one time. The support of large local memory is important in applications that require large data transfers (such as graphics or database transfers) and in heavily loaded networks where the extra memory can provide data buffers to store data until it can be processed by the host.

The proprietary central processing unit (CPU) used in the TI380C30A allows protocol software to be downloaded into RAM or stored in ROM in the local-memory space. By moving protocols [such as logical link control (LLC)] to the LAN-subsystem, overall system performance is increased. This is accomplished by offloading processing from the host-system to the TI380C30A, which also can reduce LAN-subsystem-to-host communications. As other protocol software is developed, greater differentiation of end products with enhanced system performance is possible.

The TI380C30A includes hardware counters that provide real-time error detection and automatic frame-buffer management. These counters control system-bus retries and burst size, and track host- and LAN-subsystem-buffer status. Previously, these counters were maintained in software. By integrating them into hardware, software overhead is reduced and LAN-subsystem performance is improved.

The TI380C30A implements a Texas Instruments (TI<sup>™</sup>)-patented enhanced-address-copy-option (EACO) interface. This interface supports external address-checking devices, such as the TMS380SRA source-routing accelerator. The TI380C30A has a 128-word external I/O space in its memory to support external address-checker devices and other hardware extensions to the TMS380 architecture.

At the PHY, the Manchester-encoded data stream is received and phase-aligned using an on-chip dual-digital phase-locked loop (PLL). Both the recovered clock and data are passed to the protocol-handling circuits on the TI380C30A for serial-to-parallel conversion and data processing. On transmit, the TI380C30A buffers the output from the protocol-handling circuit and drives the media by way of suitable isolation and waveform-shaping components.

The TI380C30A uses CMOS technology to reduce power consumption to PCMCIA-compatible levels. Power-management features are incorporated to support Green PC compatibility.

In addition to the PLL, all other functions required to interface to an IEEE Std 802.5 token ring are provided. These functions include the phantom drive to control the relays within a trunk-coupling unit and wire-fault detection circuits; an internal-wrap function for self-test; and a watchdog timer to provide fail-safe deinsertion from the ring in the event of a station, microcode, or commprocessor failure.



## description (continued)

The major blocks of the TI380C30A include the communications processor (CP), the system interface (SIF), the memory interface (MIF), the protocol handler (PH), the clock generator (CG), the adapter-support function (ASF), and the PHY, as shown in the functional block diagram.



SPWS034 - MARCH 1998

#### functional block diagram



<sup>†</sup> Signals are provided for test-monitoring purposes.



## **Terminal Functions**

TERMINAL		1/0/ <del>-</del> +	DESCRIPTION		
NAME	NO.	I/O/E <sup>†</sup>	DESCRIPTION		
ATEST	128	E	Analog test. ATEST must be left unconnected.		
BTSTRP	60	I	Bootstrap. The value on BTSTRP is loaded into the BOOT bit of the SIFACL register at reset (that is, when SRESET is asserted or the ARESET bit in the SIFACL register is set) to form a default value. BTSTRP indicates whether chapters 0 and 31 of the memory map are RAM or ROM. If these chapters are RAM, the TI380C30A is denied access to the local-memory bus until the CPHALT bit in the SIFACL register is cleared.		
			H = Chapters 0 and 31 of local memory are RAM based (see Note 1). L = Chapters 0 and 31 of local memory are ROM based.		
			Clock divider select (see Note 2)		
CLKDIV	56	I	H = 64-MHz OSCIN for 4-MHz local bus L = 32-MHz OSCIN for 4-MHz local bus or 48-MHz OSCIN for 6-MHz local bus		
DRVR+ DRVR–	169 168	0 0	Differential-driver data outputs (reserved)		
EQ+ EQ–	152 151	E E	Equalization/gain points. Connections to allow frequency tuning of equalization circuit.		
EXTINTO EXTINT1 EXTINT2 EXTINT3	54 53 52 51	I/O	Reserved. EXTINT0-EXTINT3 must be pulled high (see Note 3).		
FRAQ	122	To be resolved	Frequency-acquisition control H = Clock recovery PLL is initialized L = Normal operation		
IREF	126	E	Internal reference. IREF allows the internal bias current of analog circuitry to be set by way of an external resistor.		
MACS	3	I	Reserved. MACS must be tied low (see Note 4).		
MADH0 MADH1 MADH2 MADH3 MADH4 MADH5	34 33 32 31 28 27	I/O	Local-memory address, data, and status bus – high byte. For the first quarter of the local-memory cycle, these bus lines carry address bits AX4 and A0–A6; for the second quarter, they carry status bits; and for the third and fourth quarters, they carry data bits D0–D7. The most significant bit is MADH0 and the least significant bit is MADH7. <b>Memory Cycle</b>		
MADH6 MADH7	26 25		<b>1Q 2Q 3Q 4Q</b> Signal AX4, A0–A6 Status D0–D7 D0–D7		
MADL0 MADL1 MADL2 MADL3 MADL4 MADL5 MADL6 MADL7	50 49 48 44 43 42 41 40	I/O	Local-memory address, data, and status bus — low byte. For the first quarter of the local-memory cycle, these bus lines carry address bits A7–A14; for the second quarter, they carry address bits AX4 and A0–A6; and for the third and fourth quarters, they carry data bits D8–D15. The most significant bit is MADL0 and the least significant bit is MADL7.           Memory Cycle           1Q         2Q         3Q         4Q           Signal         A7–A14         A0–A6         D8–D15         D8–D15		
MAL	2	0	Memory-address latch. MAL is a strobe signal for sampling the address at the start of the memory cycle; it is used by SRAMs and EPROMs. The full 20-bit word address is valid on MAX0, MAXPH MAX2, MAXPL, MADH0–MADH7, and MADL0–MADL7. Three 8-bit transparent latches can be used to retain a 20-bit static address throughout the cycle. Rising edge = No signal latching Falling edge = Allows the above address signals to be latched		

provides external-component connection to the internal circuitry for tuning I = Input, O == output.

NOTES: 1. Terminal has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).

2. The TMS380SRA is supported only with the 4-MHz local bus in either CLKDIV state.

3. Each terminal must be tied individually to V\_DD with a 1-k  $\Omega$  pullup resistor.

4. Terminal should be connected to ground.



SPWS034 – MARCH 1998

**Terminal Functions (Continued)** 

TERMINAL			DECODIDION			
NAME	NO.	I/O/E <sup>†</sup>	DESCRIPTION			
MAX0	16	I/O	Local-memory extended-address bit. MAX0 drives AX0 at row-address time and A12 at column-address and data-valid times for all cycles. MAX0 can be latched by MRAS. Driving A12 eases interfacing to a burn-in address (BIA) ROM. Memory Cycle 1Q 2Q 3Q 4Q			
			Signal AX0 A12 A12 A12			
MAX2	17	I/O	Local-memory extended-address bit. MAX2 drives AX2 at row-address time, which can be latched by MRAS, and A14 at column-address and data-valid times for all cycles. Driving A14 eases interfacing to a BIA ROM.         Memory Cycle         1Q       2Q       3Q       4Q       Signal       AX2       A14       A14       A14         Signal       AX2       A14       A14			
МАХРН	35	I/O	Local-memory extended address and parity — high byte. For the first quarter of a memory cycle, MAXPH carries the extended-address bit AX1; for the second quarter of a memory cycle, MAXPH carries the extended-address bit AX0; and for the last half of the memory cycle, MAXPH carries the parity bit for the high data byte. Memory Cycle 1Q 2Q 3Q 4Q Signal AX1 AX0 Parity Parity			
MAXPL	39	I/O	Local-memory extended address and parity — low byte. For the first quarter of a memory cycle, MAXPL carries the extended-address bit AX3; for the second quarter of a memory cycle, MAXPL carries extended-address bit AX2; and for the last half of the memory cycle, MAXPL carries the parity bit for the low data byte.           Memory Cycle           1Q         2Q         3Q         4Q           Signal         AX3         AX2         Parity         Parity			
MBCLK1 MBCLK2	173 174	0	Local-bus clock 1 and local-bus clock 2. MBCLK1 and MBCLK2 are referenced for all local-bus transfers.         MBCLK2 lags MBCLK1 by a quarter of a cycle. MBCLK1 and MBCLK2 operate according to:         MBCLK1-       OSCIN         CLKDIV         MBCLK2         8 MHz       64 MHz         H       (4-MHz local bus)         8 MHz       32 MHz         L       (4-MHz local bus)         12 MHz       48 MHz			
MBEN	24	о	Buffer enable. MBEN enables the bidirectional buffer outputs on the MADH, MAXPH, MAXPL, and MADL buses during the data phase. MBEN is used with MDDIR, which selects the buffer-output direction. H = Buffer output disabled L = Buffer output enabled			
MBGR	37	I/O	Reserved. MBGR must be left unconnected.			
MBIAEN	176	0	Burned-in address enable. MBIAEN is an output signal used to provide an output enable for the ROM containing the adapter's BIA.         H = MBIAEN is driven high for any write accesses to the addresses between >00.0000 and >00.000F, or any accesses (read/write) to any other address.         L = MBIAEN is driven low for any read from addresses between >00.0000 and >00.000F.			
MBRQ	36	I/O	Reserved. MBRQ must be pulled high (see Note 3)			
		nrovidos	external-component connection to the internal circuitry for tuning			

 $^{\dagger}$  I = input, O = output, E = provides external-component connection to the internal circuitry for tuning

NOTE 3. Each terminal must be tied individually to  $V_{\mbox{DD}}$  with a 1-k $\Omega$  pullup resistor.



# **Terminal Functions (Continued)**

MCAS       18       0       -When the address accessed is in the BIA ROM (>00.0000->00.000F)         - When the address accessed is in the BIA ROM (>00.0000->00.000F)       -When the address accessed is in the EPROM memory map (that is, when the BOOT bit in the SIFA         - When the address accessed is in the EPROM memory map (that is, when the BOOT bit in the SIFA       -When the address accessed is in the EPROM memory map (that is, when the BOOT bit in the SIFA         - When the cycle is a refresh cycle, in which case MCASIs drivenows the start of the cycle before RMS (for DRAMs that have CAS)-before-RAS (refresh), For DRAMs that do not support CAS-before-RU refresh, it may be necessary to disable MCAS with MREF during the refresh cycle.         MDDIR       15       I/O       Data drection. MDDIR is used as a direction control for bidirectional bus drivers. MDDIR becomes vabefore MBEN becomes active.         MDDIR       15       I/O       H = Ti380C30A memory-bus read         MMOE       23       O       Memory-output enable. MCE enables the outputs of the DRAM memory during a read cycle. MOE is hi for EPROM or BIA ROM read cycles.         MRAS       20       O       New-address strole for DRAMs. The row address lasts for the first 5/16ths of the memory cycle. MRA is also driven low during refresh cycle is occurring. It is also us for disabling MCAS to all DRAM torters cycle. MRAS is also driven low during refresh cycle is occurring. It is also us for disabling MCAS to all DRAMs that do not use a CAS-before-RAS refresh.         MREF       1       O       DRAM refresh cycle in progress. MREF indic				DECODIDION
MCAS         18         O         Indiving the row-address portion of the cycle, MCAS is driven low every memory cycle while the cours address is valid on MADL0-MADL7, MAXPH, and MAXPL, except when one of the following conditio cocurs:           MCAS         18         O         - When the address accessed is in the BLA ROM (>00.0000->00.000F) - When the address accessed is in the EPROM memory may (that is, when the BOOT bit in the SIFA register is 0 and an access is made between >00.0010 and >00.0FFF or >1F.0000 and >1FFFFFD - When the cycle is arrifesto with RMSE during the refresh resolution to the cycle before RA refresh. If may be necessary to disable MCAS with MREF during the refresh cycle.           MDDIR         15         IVO         Data direction. MDDIR is used as a direction control for bidirectional bus drivers. MDDIR becomes va- before MER becomes acrive.           MDDIR         15         IVO         Data direction. MDDIR is used as a direction control for bidirectional bus drivers. MDDIR becomes va- before MER becomes acrive.           MREF         20         O         Memory-output-enable. MOE enables the outputs of the DRAM memory during a read cycle. MOE is h for EPROM or BIA ROM read cycles.           MREF         1         O         Row-address strabe for DRAMs. The row address is valid on MADL0-MADL7, MAXPH, and MAXD is valid on MADL0-MADL7.           MREF         1         O         RAW refresh cycle in process.         ReSET indicates that a DRAM refresh cycle in cocurring. It is also us for strabing MCAS to all DRAMs that do not us a CAS-before-RAS refresh.           MREF         1<	NAME	NO.	I/O/E1	DESCRIPTION
MCAS         16         O         — When the address accessed is in the EPROM memory map (that is, when the BOOT bit in the SIRAl register is and an access in made between >00.001 and >00.FFF or >1F0000 and >1FFFF_) — When the cycle is a refresh cycle, in which case MCAS is driven low at the start of the cycle before MR [for DRAMs that have CAS-before-RAS refresh]. For DRAMs that at on not support CAS-before-RAS memory-bus read           MDDIR         15         I/O         Data direction. MDDIR is used as a direction control for bidirectional bus drivers. MDDIR becomes va before MER Decomes active.           MOE         23         O         Memory-output enable. MCGE enables the outputs of the DRAM memory during a read cycle. MOE is hit for EPROM or BIA ROM read cycles.           MARAS         20         O         Remory-output enable. MCGE enables the outputs of the DRAM memory during a read cycle. MOE is hit is driven low every memory cycle while there wa address is valid on MADLO-MADL7.           MREF         1         O         Remory-output enable. MRAS is also driven low during refresh cycle is occurring. It is also us for both RAM and ROM cycles. MRAS is also driven low during refresh cycle is occurring. It is also us for disabiling MCAS to all DRAMs that do not use a CAS-before-RAS refresh. H = Nat A DRAM refresh cycle in progress. MREF indicates that a DRAM refresh cycle is cocurring. It is also us for disabiling MCAS to all DRAMs that do not use a CAS-before-RAS refresh. H = Nat A refresh cycle in progress. MREF is a seried in ROM. H = Nat MAR refresh cycle in progress. MREF is a seried in ROM. H = Nat MAR refresh cycle. H = External logic noreset L = External logic not reset L = Karm				
MDDIR       15       I/O       before MBEN becomes active.         M T 300C30 A memory-bus write L = T1380C30A memory-bus write L = T1380C30A memory-bus write L = T1380C30A memory-bus read         MOE       23       O       Memory-output enable. MOE enables the outputs of the DRAM memory during a read cycle. MOE is his for EPROM or BIA ROM read cycles.         MRAS       20       O       Row-address strobe for DRAMs. The row address is valid on MADLO-MADL7. MAXPH, and MAX for both RAM and ROM cycles. MRAS is also driven low during refresh cycles when the refresh addre is valid on MADLO-MADL7.         MREF       1       O       DRAM refresh cycle in progress. MREF indicates that a DRAM refresh cycle is occurring. It is also us for disabling MCAS to all DRAMs that do not use a CAS-before.RAS refresh.         MREF       1       O       PRAM refresh cycle in process L = Not a DRAM refresh cycle is asserted. MRESET is a seet signal generated when either the ARESET bit in the SIFAL register is set or SRESET is asserted. MRESET is used for resetting external logic roset L = External logic roset         MREOMEN       4       PO       ROM enable.During the first 5/16ths of the memory cycle, MROMEN is used to provide a chip select ROMs when the BOOT bit of the SIFACL is 0 (that is, when code is resident in ROM, and not RAM MROMEN         MROMEN       4       PO       Local-memory write.MW is used to specify a write cycle on the local-memory bus. The data on the ARI MROMEN when the BOOT bit of the SIFACL is 0 (that is, when code is resident in ROM, and not RAM MROMEN can be latched by MAL MROMEN goes low for any read from addre	MCAS	18	0	<ul> <li>When the address accessed is in the EPROM memory map (that is, when the BOOT bit in the SIFACL register is 0 and an access is made between &gt;00.0010 and &gt;00.FFFF or &gt;1F.0000 and &gt;1F.FFFF)</li> <li>When the cycle is a refresh cycle, in which case MCAS is driven low at the start of the cycle before MRAS [for DRAMs that have CAS-before-RAS refresh]. For DRAMs that do not support CAS-before-RAS</li> </ul>
Image: Model with the second	MDDIR	15	I/O	
MOE         23         O         for EPROM or BIA ROM read cycles. H = Disable DRAM outputs L = Enable DRAM outputs           MRAS         20         O         Row-address strobe for DRAMs. The row address lasts for the first 5/16ths of the memory cycle. MRA is driven low every memory cycle while the row address is valid on MADLO-MADL7, MAXPH, and MAX is driven low every memory cycle while the row address is valid on MADLO-MADL7, MAXPH, and MAX is driven low every memory cycle while the row address is valid on MADLO-MADL7, MAXPH, and MAX           MREF         1         O         DRAM refresh cycle in progress. MREF indicates that a DRAM refresh cycle is occurring. It is also us for disabling MCAS to all DRAMs that do not use a CAS-before-RAS refresh. H = DRAM refresh cycle in process L = Not a DRAM refresh cycle           MRESET         175         O         Memory-bus reset. MRESET is a reset signal generated when either the ARESET bit in the SIFAL register is set or SRESET is asserted. MRESET is used for resetting external local-bus glue logic. H = External logic reset           MROMEN         4         O         ROM enable. During the first 5/16ths of the memory cycle, MROMEN is used to provide a chip select ROMs when the BOOT bit of the SIFACL is 0 (that is, when code is resident in ROM, and not RAM MROMEN can be latched by MAL. MROMEN goes low for any read from addresses on 0.00100.00.FT or s1fc000s1FFFF when the BOOT bit the SIFACL is 0 (that is, when code is resident in ROM, and not RAM MROMEN can be latched by MAL. MROMEN goes low for any read from addresses on 0.00100.00.FT or s1fc000-s1FFFFF when the BOOT bit in the SIFACL teris to i.0.MROMEN stays high for writ to these addresses, accessees of other addresses, or accesses of any address				
MRAS       20       Point of the second seco	MOF	23	0	Memory-output enable. MOE enables the outputs of the DRAM memory during a read cycle. MOE is high for EPROM or BIA ROM read cycles.
MRAS       20       0       is driven low every memory cycle while the row address is valid on MADL0–MADL7, MAXPH, and MAX, for both RAM and ROM cycles. MRAS is also driven low during refresh cycles when the refresh address is valid on MADL0–MADL7.         MREF       1       00       DRAM refresh cycle in progress. MREF indicates that a DRAM refresh cycle is occurring. It is also us for disabling MCAS to all DRAMs that do not use a CAS-before-RAS refresh. H = DRAM refresh cycle in process L = Not a DRAM refresh cycle         MREF       175       00       Memory-bus reset. MRESET is a reset signal generated when either the ARESET bit in the SIFA/ register is set or SRESET is asserted. MRESET is used for resetting external local-bus glue logic. H = External logic not reset L = External logic not reset         MROMEN       4       00       AME on the first 5/16ths of the memory cycle, MROMEN is used to provide a chip select ROM swhen the BOOT bit of the SIFACL is 0 (that is, when code is resident in ROM, and not RAM MROMEN can be latched by MAL. MROMEN goes low for any read from addresses >0.00010->00.F1 or >14.5000->0.F1FFFF when the BOOT bit in the SIFACL register is 0. MROMEN stays high for writ to these addresses, accesses of other addresses, or accesses of any address when the BOOT bit is During the final three-fourths of the memory cycle, MROMEN outputs the A13 address signal interfacing to a BIA ROM. This means MBIAEN, MAX0, MROMEN, and MAX2 form a glueless interfa for the BIA ROM. H = ROM disabled L = ROM enabled         MWW       19       0       Local-memory write. WW is used to specify a write cycle on the local-memory bus. The data on the MAI and MADL buses is valid while MW is low. DRAMs latch data on the falling edge of MW, while SRA l	MOL	20	Ũ	
MREF       1       O       for disabling MCAS to all DRAMs that do not use a CAS-before-RAS refresh. H = DRAM refresh cycle in process L = Not a DRAM refresh cycle         MRESET       175       O       Memory-bus reset. MRESET is a reset signal generated when either the ARESET bit in the SIFAC register is set or SRESET is a sestered. MRESET is used for resetting external local-bus glue logic. H = External logic not reset L = External logic reset         MROMEN       4       O       ROM enable. During the first 5/16ths of the memory cycle. MROMEN is used to provide a chip select ROMs when the BOOT bit of the SIFACL is 0 (that is, when code is resident in ROM, and not RAM MROMEN can be latched by MAL. MROMEN goes low for any read from addresses_00.0010->00.FF or >1F.0000->1F.FFFF when the BOOT bit in the SIFACL register is 0. MROMEN stays high for writ to these addresses, accesses of other addresses, or accesses of any address when the BOOT bit is During the final three-fourths of the memory cycle. MROMEN, and MAX2 form a glueless interfar for the BIA ROM. H = ROM disabled L = ROM enabled         MW       19       O       Local-memory write. MW is used to specify a write cycle on the local-memory bus. The data on the MAD and MADL buses is valid while MW is low. DRAMS latch data on the falling edge of MW, while SRAI latch data on the rising edge of MW. H = Not a local-memory write cycle L = Local-memory write cycle         NABL       156       I       Output-enable control. NABL is used in the physical-layer circuitry (see Note 1).         NC       133 166       These NC pins must be left unconnected.	MRAS	20	0	Row-address strobe for DRAMs. The row address lasts for the first 5/16ths of the memory cycle. MRAS is driven low every memory cycle while the row address is valid on MADL0–MADL7, MAXPH, and MAXPL for both RAM and ROM cycles. MRAS is also driven low during refresh cycles when the refresh address is valid on MADL0–MADL7.
MRESET       175       O       Memory-bus reset. MRESET is a reset signal generated when either the ARESET bit in the SIFAC register is set or SRESET is asserted. MRESET is used for resetting external local-bus glue logic. H = External logic not reset L = External logic reset         MRESET       175       O       ROM enable. During the first 5/16ths of the memory cycle, MROMEN is used to provide a chip select. ROMs when the BOOT bit of the SIFACL is 0 (that is, when code is resident in ROM, and not RAM MROMEN can be latched by MAL. MROMEN goes low for any read from addresses >00.0010->00.FF or >1F.0000->1F.FFFF when the BOOT bit in the SIFACL register is 0. MROMEN stays high for writ to these addresses, accesses of other addresses, or accesses of any address when the BOOT bit is During the final three-fourths of the memory cycle, MROMEN outputs the A13 address signal interfacing to a BIA ROM. This means MBIAEN, MAX0, MROMEN, and MAX2 form a glueless interfact for the BIA ROM.         MW       19       O       Local-memory write. MW is used to specify a write cycle on the local-memory bus. The data on the MAD and MAD buses is valid while MW is low. DRAMs latch data on the falling edge of MW, while SRAI latch data on the rising edge of MW.         MABL       156       I       Output-enable control. NABL is used in the physical-layer circuitry (see Note 1).         NC       135       14       Nutput-enable control. NABL is used in the physical-layer circuitry (see Note 1).	MREE	1	0	DRAM refresh cycle in progress. MREF indicates that a DRAM refresh cycle is occurring. It is also used for disabling MCAS to all DRAMs that do not use a CAS-before-RAS refresh.
MRESET       175       O       register is set or SRESET is asserted. MRESET is used for resetting external local-bus glue logic. H = External logic not reset L = External logic reset         MROMEN       A       A       ROM enable. During the first 5/16ths of the memory cycle, MROMEN is used to provide a chip select ROMs when the BOOT bit of the SIFACL is 0 (that is, when code is resident in ROM, and not RAM MROMEN can be latched by MAL. MROMEN goes low for any read from addresses >00.0010->00.FF or >1F.000->1F.FFFF when the BOOT bit in the SIFACL register is 0. MROMEN stays high for writ to these addresses, accesses of other addresses, or accesses of any address when the BOOT bit is During the final three-fourths of the memory cycle, MROMEN outputs the A13 address signal interfacing to a BIA ROM. This means MBIAEN, MAX0, MROMEN, and MAX2 form a glueless interfact for the BIA ROM. H = ROM disabled         MW       19       O       Local-memory write. MW is used to specify a write cycle on the local-memory bus. The data on the MAD and MADL buses is valid while MW is low. DRAMs latch data on the falling edge of MW, while SRAM latch data on the rising edge of MW. H = Not a local-memory write cycle         NABL       156       I       Output-enable control. NABL is used in the physical-layer circuitry (see Note 1).         NC       135 166       These NC pins must be left unconnected.       These NC pins must be left unconnected.			Ĭ	
MROMEN4OH = External logic not reset L = External logic resetMROMEN4AROM enable. During the first 5/16ths of the memory cycle, MROMEN is used to provide a chip select ROM enable. During the first 5/16ths of the memory cycle, MROMEN is used to provide a chip select is used to provide a chip select ROMs when the BOOT bit of the SIFACL is 0 (that is, when code is resident in ROM, and not RAM MROMEN can be latched by MAL. MROMEN goes low for any read from addresses >00.0010->00.FF or >1F.0000->1F.FFFF when the BOOT bit in the SIFACL register is 0. MROMEN stays high for write to these addresses, accesses of other addresses, or accesses of any address when the BOOT bit is During the final three-fourths of the memory cycle, MROMEN outputs the A13 address signal interfacing to a BIA ROM. This means MBIAEN, MAX0, MROMEN, and MAX2 form a glueless interfa for the BIA ROM. H = ROM disabled L = ROM enabledMW19OLocal-memory write. MW is used to specify a write cycle on the local-memory bus. The data on the MAD and MADL buses is valid while MW is low. DRAMs latch data on the falling edge of MW, while SRAI latch data on the rising edge of MW. H = Not a local-memory write cycle L = Local-memory write cycleNABL156IOutput-enable control. NABL is used in the physical-layer circuitry (see Note 1).NC135 166These NC pins must be left unconnected.	MRESET	175 0		
MROMEN4AAA <td></td> <td>-</td> <td>-</td> <td>8</td>		-	-	8
Image: L = ROM enabled         Image: L = ROM enable	MROMEN	4	0	ROM enable. During the first 5/16ths of the memory cycle, MROMEN is used to provide a chip select for ROMs when the BOOT bit of the SIFACL is 0 (that is, when code is resident in ROM, and not RAM). MROMEN can be latched by MAL. MROMEN goes low for any read from addresses >00.0010->00.FFFF or >1F.0000->1F.FFFF when the BOOT bit in the SIFACL register is 0. MROMEN stays high for writes to these addresses, accesses of other addresses, or accesses of any address when the BOOT bit is 1. During the final three-fourths of the memory cycle, MROMEN outputs the A13 address signal for interfacing to a BIA ROM. This means MBIAEN, MAX0, MROMEN, and MAX2 form a glueless interface for the BIA ROM.
Image: MW       19       Image: Ample of the system       Image: Ample of the system <t< td=""><td></td><td></td><td></td><td></td></t<>				
NABL     156     I     Output-enable control. NABL is used in the physical-layer circuitry (see Note 1).       NC     135 166     These NC pins must be left unconnected.	MW	19	0	Local-memory write. $\overline{\text{MW}}$ is used to specify a write cycle on the local-memory bus. The data on the MADH and MADL buses is valid while $\overline{\text{MW}}$ is low. DRAMs latch data on the falling edge of $\overline{\text{MW}}$ , while SRAMs latch data on the rising edge of $\overline{\text{MW}}$ .
NC 135 166 These NC pins must be left unconnected.				
166 These NC pins must be left unconnected.	NABL	156	Ι	Output-enable control. NABL is used in the physical-layer circuitry (see Note 1).
NMI         55         I         Nonmaskable interrupt request.         NMI must be left unconnected.	NC			These NC pins must be left unconnected.
	NMI	55	Ι	Nonmaskable interrupt request. MII must be left unconnected.

† I = input, O = output, E = provides external-component connection to the internal circuitry for tuning

NOTE 1. Terminal has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).



SPWS034 – MARCH 1998

# **Terminal Functions (Continued)**

TERMINAL			DESCRIPTION		
NAME	NO.	I/O/E <sup>†</sup>	DESCRIPTION		
NSELOUT0 NSELOUT1	58 171	0	Network selection outputs. NSELOUT0 and NSELOUT1 are controlled by the host through the corresponding bits of the SIFACL register. The value of NSELOUT0 and NSELOUT1 can be changed only while the TI380C30A is reset.         NSELOUT0       NSELOUT1       Description         L       H       16-Mbit/s token ring         H       H       4-Mbit/s token ring		
NSRT	121	0	Insert control. NSRT enables the phantom-driver outputs (PHOUTA and PHOUTB) through the watchdog timer for insertion onto the token ring. Static high = Inactive, phantom current removed (due to watchdog timer) Static low = Inactive, phantom current removed (due to watchdog timer) Falling edge = Active, current output on PHOUTA and PHOUTB		
OSC32	5	0	Oscillator output. OSC32 provides a 32-MHz clock output and can be used to drive OSCIN and one other TTL load.		
OSCIN	6	I	External oscillator input. OSCIN provides the clock frequency to the TI380C30A for a 4-MHz or 6-MHz internal bus (see Notes 5, 6, and 8). CLKDIV OSCIN H 64 MHz for a 4-MHz local bus L 32 MHz for a 4-MHz local bus or 48 MHz for a 6-MHz local bus		
OSCOUT	172	0	Oscillator output CLKDIV OSCOUT L OSCIN ÷ 4 (if OSCIN = 32 MHz, OSCOUT = 8 MHz) (if OSCIN = 48 MHz, OSCOUT = 12 MHz) H OSCIN ÷ 8 (if OSCIN = 64 MHz, OSCOUT = 8 MHz)		
PHOUTA PHOUTB	139 141	0	Phantom-driver outputs A and B. PHOUTA and PHOUTB cause insertion onto the token ring. PHOUTA and PHOUTB should be connected to the center tap of the transmit transformer secondary winding for phantom-drive generation.		
PRTYEN	59	I	Parity enable. The value on PRTYEN is loaded into the PEN bit of the SIFACL register at reset (that is, when SRESET is asserted or the ARESET bit in the SIFACL register is set) to form a default value. PRTYEN enables parity checking for the local memory. H = Local-memory data bus checked for parity (see Note 1) L = Local-memory data bus not checked for parity.		
PWRDN	154	I	Power-down control (see Note 7) H = Normal operation L = TI380C30A physical-layer circuitry is placed into a power-down state. All TTL outputs of the physical layer are driven to the high-impedance state.		
PXTAL	163	0	Reference-clock output. PXTAL is synthesized from the 8-MHz crystal oscillator used for XT1 and XT2. For 16 Mbit/s, it is a 32-MHz clock; for 4 Mbit/s, it is an 8-MHz clock (see Note 8).		
RATER	158	0	RATER indicates that there are transitions on the RCV+/RCV– input pair (DRVR+/DRVR– if $\overline{WRAP}$ is asserted low) but that the transition rate is not consistent with the ring speed selected by the S4/16 pin.		
RCLK	161	0	Recovered clock. RCLK is the clock recovered from the token-ring received data. For 16-Mbit/s operation, it is a 32-MHz clock. For 4-Mbit/s operation, it is an 8-MHz clock.		
RCV+ RCV-	149 147	I	Receiver. RCV+ and RCV- are differential inputs that receive the token-ring data by way of isolation transformers.		
RCVR	162	0	Recovered data. RCVR contains the data recovered from the token ring.		

 $\dagger I = input, O = output, E = provides external-component connection to the internal circuitry for tuning$ 

NOTES: 1. Terminal has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).

5. Terminal has an expanded input voltage specification.

6. A maximum of two TI380C30A devices can be connected to any one oscillator.

7. Terminal should be tied to  $V_{\mbox{DD}}$  with a 4.7-k $\Omega$  pullup resistor.

8. A BUD 35 failure can occur if the rising edge of PXTAL occurs 5 ns to 9 ns after the rising edge of OSCIN. It is a BUD problem only, and does not affect normal operation.



# **Terminal Functions (Continued)**

TERMINA	TERMINAL				
NAME NO.		DESCRIPTION			
REDY	124	0	PLL ready. REDY is normally asserted (active) low. It is cleared following the assertion of FRAQ and reasserted after the data recovery PLL has been reinitialized.         H = Received data not valid (or signal not present)         L = Received data valid         The signal loss indication is in lieu of ring status (SSB_CMD = 0X0001, ring_status bit 0) signal loss indication.		
RES	137	—	Reserved. RE	ES should be left unconnected.	
SADH0 SADH1 SADH2 SADH3 SADH4 SADH5 SADH6 SADH7	110 109 108 107 106 105 101 100	I/O	address word SADH0, and Address mult	ess/data bus – high byte (see Note 1). These lines make up the most significant byte of each I (32-bit address bus) and data word (16-bit data bus). The most significant bit (MSB) is the least significant bit (LSB) is SADH7. iplexing: Bits 31–24 and bits 15–8 <sup>‡</sup> xing: Bits 15–8 <sup>‡</sup>	
SADL0 SADL1 SADL2 SADL3 SADL4 SADL5 SADL6 SADL7	91 90 89 86 85 84 83 82	I/O	System address/data bus – low byte (see Note 1). These lines make up the least significant byte of each address word (32-bit address bus) and data word (16-bit data bus). The most significant bit is SADL0, and the least significant bit is SADL7. Address multiplexing: Bits 23–16 and bits 7–0 <sup>‡</sup> Data multiplexing: Bits 7–0 <sup>‡</sup>		
SALE	80	ο	System address-latch enable. SALE is the enable pulse used to externally latch the 16 LSBs of the address from the SADH and SADL buses at the start of the DMA cycle. Systems that implement address parity can also externally latch the parity bits (SPH and SPL) for the latched address.		
SBBSY	68	I	sample has o H = Not busy.	busy. The TI380C30A samples the value on SBBSY during arbitration (see Note 1). The ne of two values: The TI380C30A can become bus master if the grant condition is met. TI380C30A cannot become bus master.	
SBCLK	81	I	· ·	lock. The TI380C30A requires the external clock to synchronize its bus timings for all DMA id frequencies are 2 MHz–33 MHz.	
	0.4	1/0	Intel™ mode	SBHE is used for system-byte-high enable.       SBHE is a 3-state output driven during DMA;         it is an input at all other times.       H = System byte high not enabled (see Note 1)         L = System byte high enabled	
SBHE/SRNW	94	I/O ·	Motorola™ mode	SRNW is used for system read, not write. SRNW serves as a control signal to indicate a read or write cycle. H = Read cycle (see Note 1) L = Write cycle	
SBRLS	67	I	System-bus release. <u>SBRLS</u> indicates to the TI380C30A that a higher-priority device requires the system bus. The value on SBRLS is ignored when the TI380C30A is not performing DMA. <u>SBRLS</u> is internally synchronized to SBCLK. H = The TI380C30A can hold onto the system bus (see Note 1) L = The TI380C30A should release the system bus upon completion of current DMA cycle. If the DMA transfer is not yet complete, the SIF rearbitrates for the system bus.		

<sup>†</sup>I = input, O = output, E = provides external-component connection to the internal circuitry for tuning

<sup>‡</sup> Typical bit ordering for Intel<sup>™</sup> and Motorola<sup>™</sup> processor buses

NOTE 1. Terminal has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).



SPWS034 - MARCH 1998

# **Terminal Functions (Continued)**

TERMINA	TERMINAL		DESCRIPTION																												
NAME	NO.	1/0/E1		DESCRIPTION																											
SCS	66	I	System-chip select. SCS activates the system interface of the TI380C30A for a DIO read or write. H = Not selected (see Note 1) L = Selected																												
SDBEN	95	0		a-bus enable. SDBEN signals to the external data buffers to begin driving data. SDBEN is uring both DIO and DMA.																											
				xternal data buffers in the high-impedance state external data buffers to begin driving data																											
SDDIR	75	ο	which the d TI380C30A	a direction. SDDIR provides to the external data buffers a signal indicating the direction in ata is moving. During DIO writes and DMA reads, SDDIR is low (data direction is into the ). During DIO reads and DMA writes, SDDIR is high (data direction is out from the ). When the system interface is not involved in a DIO or DMA operation, SDDIR is high by <b>Data</b> <b>Direction DIO DMA</b> Output Read Write																											
			L	Input Write Read																											
SHLDA/SBGR	74	1	Intel mode	SHLDA is used for system-hold acknowledge. SHLDA indicates that the system DMA-hold request has been acknowledged. SHLDA is internally synchronized to SBCLK (see Note 1). H = Hold request acknowledged L = Hold request not acknowledged																											
			Motorola mode	SBGR is used for system bus grant.SBGR is an active-low bus grant, as defined in the standard 68xxx interface, and is internally synchronized to SBCLK (see Note 1).H = System bus not granted																											
				L = System bus granted																											
			Intel mode	SHRQ is used for system-hold request. SHRQ is used to request control of the system bus in preparation for a DMA transfer. SHRQ is internally synchronized to SBCLK. H = System bus requested																											
SHRQ/SBRQ	93	0		L = System bus not requested																											
SHKQ/SBKQ	55		Motorola mode	SBRQ is used for system-bus request. SBRQ is used to request control of the system bus in preparation for a DMA transfer. SBRQ is internally synchronized to SBCLK.																											
																														mode	H = System bus not requested L = System bus requested
SIACK	61		System-inte from the TI3	errupt acknowledge. SIACK is for the host processor to acknowledge the interrupt request 380C30A.																											
SIACK	61			interrupt not acknowledged (see Note 1) interrupt acknowledged: The TI380C30A places its interrupt vector onto the system bus.																											
				el/Motorola mode select. The value on SI/M specifies the system-interface mode.																											
SI/M	72	I	description	mpatible-interface mode selected. Intel-interface mode can be 8 bit or 16 bit (see S8/SHALT and Note 1). a-compatible-interface mode selected. Motorola-interface mode is always 16 bits.																											
			Intel	SINTR is used for system-interrupt request. TI380C30A activates SINTR to signal an interrupt request to the host processor.																											
SINTR/SIRQ	70	0	mode	H = Interrupt requested by TI380C30A L = No interrupt request																											
SINTR/SIRQ	73		0	0	0	0	0	0	0	0	0	Motorola mode	SIRQ is used for system-interrupt request. TI380C30A activates SIRQ to signal an interrupt request to the host processor. H = No interrupt request																		
1				L = Interrupt requested by TI380C30A																											

<sup>†</sup>I = input, O = output, E = provides external-component connection to the internal circuitry for tuning NOTE 1. Terminal has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).



# **Terminal Functions (Continued)**

TERMINAL		t	DESCRIPTION							
NAME	NO.	1/O/E <sup>†</sup>	DESCRIPTION							
SOWN	96	0	System bus owned. SOWN indicates to external devices that TI380C30A has control of the system bus. SOWN drives the enable signal of the bus-transceiver chips that drive the address and bus-control signals. H = TI380C30A does not have control of the system bus L = TI380C30A has control of the system bus							
SPH	99	I/O		ity high. SPH is the optional odd-parity bit for each address or data byte transmitted over DH7 (see Note 1).						
SPL	92	I/O		ity low. SPL is the optional odd-parity bit for each address or data byte transmitted over DL7 (see Note 1).						
SRAS/SAS	76	1/0	Intel mode	SRAS is used for system memory-address strobe (see Note 7). SRAS is used to latch the SCS and SRSX – SRS2 register input signals. In a minimum-chip system, SRAS is tied to the SALE output of the system bus. The latching capability can be defeated since the internal latch for these inputs remains transparent as long as SRAS remains high. This permits SRAS to be pulled high and the signals at SCS, SRSX – SRS2, and SBHE to be applied independently of the SALE strobe from the system bus. During DMA, SRAS remains an input. H = Transparent mode L = Holds latched values of SCS, SRSX – SRS2, and SBHE Falling edge = Latches SCS, SRSX – SRS2, and SBHE						
			Motorola mode	<ul> <li>SAS is used for sytem-memory address strobe (see Note 7). SAS is an active-low address strobe that is an input during DIO (although ignored as an address strobe) and an output during DMA.</li> <li>H = Address is not valid</li> <li>L = Address is valid and a transfer operation is in progress</li> </ul>						
SRD/SUDS	98	I/O	I/O	I/O	3 I/O	98 I/O	3 I/O	I/O	Intel mode	<ul> <li>SRD is used for system-read strobe (see Note 7). SRD is the active-low strobe indicating that a read cycle is performed on the system bus. SRD is an input during DIO and an output during DMA.</li> <li>H = Read cycle is not occurring</li> <li>L = If DMA, host provides data to system bus. If DIO, SIF provides data to system bus</li> </ul>
0112/0020										
SRDY/SDTACK	97	1/0	Intel mode	SRDY is used for system bus ready (see Note 7). SRDY indicates to the bus master that a data transfer is complete. SRDY is asynchronous, but during DMA and pseudo-DMA cycles, it is internally synchronized to SBCLK. During DMA cycles, SRDY must be asserted before the falling edge of SBCLK in state T2 in order to prevent a wait state.         SRDY is an output when the TI380C30A is selected for DIO; otherwise, it is an input.         H = System bus is not ready         L = Data transfer is complete; system bus is ready						
	01				Motorola mode	SDTACKis used for system data-transfer acknowledge (see Note 7). The purpose ofSDTACK is to indicate to the bus master that a data transfer is complete. SDTACK isinternally synchronized to SBCLK. During DMA cycles, SDTACK must be asserted beforethe falling edge of SBCLK in state T2 in order to prevent a wait state. SDTACK is an outputwhen the TI380C30A is selected for DIO; otherwise, it is an input.H = System bus is not readyL = Data transfer is complete; system bus is ready				

<sup>†</sup>I = input, O = output, E = provides external-component connection to the internal circuitry for tuning

NOTES: 1. Terminal has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).
7. Terminal should be tied to V<sub>DD</sub> with a 4.7-kΩ pullup resistor.



SPWS034 – MARCH 1998

# **Terminal Functions (Continued)**

TERMINAI	L			DECODIDION	
NAME	NO.	I/O/E <sup>†</sup>	DESCRIPTION		
SRESET	62	I	puts most of state. The li H = No syst L = System		
			Intel mode	SRSX and SRS0–SRS2 are used for system-register select. These inputs select the word or byte to be transferred during a system DIO access. The MSB is SRSX and the LSB is SRS2 (see Note 1).         MSB       LSB         Register selected = SRSX       SRS0       SRS1       SRS2/SBERR	
SRSX SRS0 SRS1	65 64 63	I		SRSX, SRS0, and SRS1 are used for system-register select. These inputs select the word or byte to be transferred during a system DIO access. The most significant bit is SRSX and the least significant bit is SRS1 (see Note 1).	
SRS2/SBERR	70		Motorola mode	MSBLSBRegister selected =SRSXSRS0SRS1SBERR is used for bus error.SBERR corresponds to the bus-error signal of the 68xxxmicroprocessor.It is internally synchronized to SBCLK.SBERR is driven low during aDMA cycle to indicate to the TI380C30A that the cycle must be terminated (see section 3.4.5.3 of the TMS380 Second-Generation Token-Ring User's Guide, literature number SPWU005, for more information).	
			Intel	SWR is used for system-write strobe (see Note 7). SWR is an active-low write strobe that is an input during DIO and an output during DMA.	
SWR/SLDS	77	1/0	mode	H = Write cycle is not occurring L = If DMA, data to be driven from SIF to host bus. If DIO, on the rising edge, the data is latched and written to the selected register	
			Motorola	SLDS is used for lower-data strobe (see Note 7). SLDS is an input during DIO and an output during DMA.	
			mode	H = Not valid data on SADL0–SADL7 lines L = Valid data on SADL0–SADL7 lines	
SXAL	79	О	System extended-address latch. SXAL provides the enable pulse used to externally latch the most significant 16 bits of the 32-bit system address during DMA. SXAL is activated prior to the first cycle of each block DMA transfer, and thereafter as necessary (whenever an increment of the DMA address counter causes a carry-out of the lower 16 bits). Systems that implement parity on addresses can use SXAL to externally latch the parity bits (available on SPL and SPH) for the DMA address extension.		
SYNCIN	12	I	Reserved. SYNCIN must be left unconnected (see Note 1).		
S4/16	155	I	Speed switch. S4/16 specifies the token-ring data rate for the physical layer (see Note 1). H = 4-Mbit/s data rate L = 16-Mbit/s data rate		

t I = input, O = output, E = provides external-component connection to the internal circuitry for tuning

NOTES: 1. Terminal has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).

7. Terminal should be tied to  $V_{DD}$  with a 4.7-k $\Omega$  pullup resistor.



# **Terminal Functions (Continued)**

TERMINAL		ue /=t	DESCRIPTION		
NAME NO.		I/O/E <sup>†</sup>	DESCRIPTION		
S8/ <del>SHALT</del> 69			Intel mode S8 is used for system 8-/16-bit bus select. S8 selects the bus width used for communications through the system interface. On the rising edge of SRESET, the TI380C30A latches the DMA bus width; otherwise, the value on S8 dynamically selects the DIO bus width. H = Selects 8-bit mode (see Note 1) L = Selects 16-bit mode		
			MotorolaSHALT is used for system halt/bus error retry. If SHALT is asserted along with bus error (SBERR), the adapter retries the last DMA cycle. This is the rerun operation as defined in the 68xxx specification. The BERETRY counter is not decremented by SBERR when SHALT is asserted (see section 3.4.5.3 of the TMS380 Second-Generation Token-Ring User's Guide, literature number SPWU005, for more information).		
TCLK TMS TDI TDO	7 8 165 164	I (see Note 1) I (see Note 1) I (see Note 1) O	Test ports used during the production test of the device. TCLK, TMS, TDI, and TDO must be left unconnected.		
TEST0 TEST1 TEST2	116 115 114	   	Network select inputs. TEST0–TEST2 are used to select the network speed and type to be used by the TI380C30A. These inputs should be changed only during adapter reset. Connect TEST2 to VDDL.         TEST0 TEST1 TEST2 Description         L       NC       H       16-Mbit/s token ring         H       NC       H       4-Mbit/s token ring         X       X       L       Reserved		
TEST3 TEST4 TEST5	113 112 111		Test inputs. TEST3–TEST5 should be left unconnected (see Note 1). Module-in-place test mode is achieved by tying TEST3 and TEST4 to ground. In this mode, all TI380C30A outputs are in the high-impedance state. Internal pullups on all TI380C30A inputs are disabled (except TEST3–TEST5).		
TRST	9	I	Test-port reset. TRST should be tied to ground for normal operation of the TI380C30A (see Note 1). H = Reserved L = Test ports forced to an idle state		
V <sub>DD</sub>	14 29 45 87 103 119	_	Positive-supply voltage for commprocessor output buffers. All V <sub>DD</sub> pins must be attached to the common-system power-supply plane.		
V <sub>DDA1</sub>	148	—	Positive-supply voltage for receiver circuits		
V <sub>DDA2</sub>	129	—	Positive-supply voltage for data recovery PLL		
V <sub>DDA3</sub>	123		Positive-supply voltage for the current-bias generator		
VDDD	157	_	Positive-supply voltage for physical layer output buffers		
V <sub>DDL</sub>	13 47 71	—	Positive-supply voltage for commprocessor digital logic. All V <sub>DDL</sub> pins must be attached to the common-system power-supply plane.		
V <sub>DDL1</sub>	134 146	—	Positive-supply voltage for physical layer digital logic. All $V_{\mbox{DDL}}$ pins must be attached to the common-system power-supply plane.		
VDDO	133		Positive-supply voltage for XTAL oscillator		
V <sub>DDP</sub>	138	—	Positive-supply voltage for phantom drive		
VDDX	145	—	Positive-supply voltage for transmit output		

t I = input, O = output, E = provides external-component connection to the internal circuitry for tuning

NOTE 1. Terminal has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).

SPWS034 – MARCH 1998

# **Terminal Functions (Continued)**

TERMIN	IAL						
NAME	NAME NO.		DESCRIPTION				
VSS	11 30 38 78 104	_	Ground connections for commprocessor output buffers. All $V_{SS}$ pins must be attached to system ground plane.				
V <sub>SSA1</sub>	150	—	Ground reference for receiver circuits				
V <sub>SSA2</sub>	127	_	Ground reference for data-recovery PLL				
V <sub>SSA3</sub>	125		Ground reference for the current-bias generator				
VSSC	10 21 57 102	_	Ground reference for commprocessor output buffers (clean ground). All V <sub>SSC</sub> pins must be attached to the common-system ground plane.				
VSSC1	160		Ground reference for physical layer output buffers				
VSSD	159	—	Ground reference for physical layer output buffers				
V <sub>SSL</sub>	22 46 88 120		Ground reference for digital logic. All $V_{SSL}$ pins must be attached to the common-system ground plane.				
V <sub>SSL1</sub>	136 153	—	Ground reference for internal logic				
VSSO	131	—	Ground reference for XTAL oscillator				
VSSP	140	—	Ground reference for phantom drive				
V <sub>SSX</sub>	142	—	Ground reference for transmit output				
WFLT	167	0	Phantom-wire fault. WFLT provides an indication of the presence of a short or open circuit on PHOUTA or PHOUTB. H = No fault L = Open or short. The DC fault condition is present in the phantom-drive lines.				
WRAP	170	0	Internal wrap mode control. WRAP indicates the TI380C30A has placed the physical layer in the loopback-wrap mode for adapter self test. H = Normal ring operation L = Physical-layer wrap mode selected				
XFAIL	117	I	External fail-to-match signal. An EACO device uses XFAIL to indicate to the TI380C30A that it should not copy the frame nor set the address-recognize indicator/frame-copied indicator (ARI/FCI) bits in a token-ring frame due to an external address match. The ARI/FCI bits in a token-ring frame can be set due to an internal address-matched frame. If an EACO device is not used, XFAIL must be left unconnected. XFAIL is ignored when copy-all-frames (CAF) mode is enabled [see table in XMATCH description section (see Note 1)]. H = No address match by external address checker L = External address-checker-armed state				
XMATCH	118	I	External match signal. An EACO device uses XMATCH to indicate to the TI380C30A to copy the frame and set the ARI/FCI bits in a token-ring frame. If an EACO device is not used, XMATCH must be left unconnected XMATCH is ignored when CAF mode is enabled (see Note 1).         H = Address match recognized by external address checker         L = External address-checker-armed state         XMATCH       XFAIL         Function         0       0         0       0         1       Do not externally match the frame (XFAIL takes precedence)         1       1         0       Do not externally match the frame (XFAIL takes precedence)         1       1         1       Do not externally match the frame (XFAIL takes precedence)         1       1         1       1         1       Do not externally match the frame (XFAIL takes precedence)         1       1         1       1         1       1         1       2         1       3         1       3         1       3         1       3         1       3         2       4         3       4         4       4         4       4 <t< td=""></t<>				

 $\dagger$  I = input, O = output, E = provides external-component connection to the internal circuitry for tuning

NOTE 1. Terminal has an internal pullup device to maintain a high-voltage level when left unconnected (no etch).



# **Terminal Functions (Continued)**

TERMI	TERMINAL		DESCRIPTION	
NAME	NO.	I/O/E <sup>†</sup>	DESCRIPTION	
XMT+ XMT–	143 144	E	Transmit differential outputs. XMT+ and XMT– provide a low-impedance differential source for line drive by way of filtering and transformer isolation.	
XT1 XT2	130 132	I E	XTAL connection. An 8-MHz crystal network can be connected here to provide a reference clock for the TI380C30A. Alternatively, an 8-MHz TTL clock source can be connected to XT1.	

† I = input, O = output, E = provides external-component connection to the internal circuitry for tuning

#### architecture

The major blocks of the TI380C30A include the CP, SIF, MIF, PH, CG, ASF, and PHY. The functionality of each block is described in the following sections.

#### communications processor (CP)

The CP performs the control and monitoring of the other functional blocks in the TI380C30A. The control and monitoring protocols are specified by the software (downloaded or ROM-based) in local memory. Available protocols include:

- Media access control (MAC) software
- Logical link control (LLC) software
- Copy all frames (CAF) software

The CP is a proprietary 16-bit central processing unit (CPU) with data cache and a single prefetch pipe for pipelining of instructions. These features enhance the TI380C30A maximum performance capability to about 8 million instructions per second (MIPS), with an average of about 5 MIPS.

#### system interface (SIF)

The SIF performs the interfacing of the LAN subsystem to the host system. This interface can require additional logic depending on the application. The system interface can transfer information/data using any of these three methods:

- Direct memory access (DMA)
- Direct input/output (DIO)
- Pseudo-direct memory access (PDMA)

DMA (or PDMA) is used to transfer all data to/from host memory from/to local memory. The main uses of DIO are loading the software to local memory and initializing the TI380C30A. DIO also allows command/status interrupts to occur to and from the TI380C30A.

The system interface can be hardware-selected for either of two modes by using SI/M. The mode selected determines the memory organizations and control signals used. These modes are:

- The Intel mode (80x8x families): 8-, 16-, and 32-bit bus devices
- The Motorola mode (68xxx microprocessor family): 16- and 32-bit bus devices

The system interface supports host-system memory addressing up to 32 bits (32-bit reach into the host system memory). This allows greater flexibility in using/accessing host-system memory. System designers are allowed to customize the system interface to their particular bus by:

- Programmable burst transfers or cycle-steal DMA operations
- Optional parity protection

These features are implemented in hardware to reduce system overhead, facilitate automatic rearbitration of the bus after a burst, or repeat a cycle when errors occur (parity or bus). Bus retries are also supported.



#### system interface (SIF) (continued)

The system-interface hardware also includes features to enhance the integrity of the TI380C30A operation and the data. These features include:

- Always internally maintain odd-byte parity regardless of parity being disabled
- Monitor for the presence of a clock failure
- Provide switchable SIF speeds at 2 MHz to 33 MHz

On every cycle, the system interface compares all the system clocks to a reference clock. If any of the clocks becomes invalid, the TI380C30A enters the slow-clock mode, which prevents latch-up of the TI380C30A. If the SBCLK is invalid, any DMA cycle is terminated immediately; otherwise, the DMA cycle is completed and the TI380C30A is placed in slow-clock mode.

When the TI380C30A enters the slow-clock mode, the clock that failed is replaced by a slow free-running clock, and the device is placed into a low-power reset state. When the failed clock(s) return to valid operation, the TI380C30A must be reinitialized.

For DMA with a 16-MHz clock, a continuous transfer rate of 64 MBps [8 megabytes per second (MBps)] can be obtained. For DMA with a 25-MHz clock, a continuous transfer rate of 96 Mbit/s (12 MBps) can be obtained. For DMA with a 33-MHz clock, a continuous transfer rate of 128 Mbit/s (16 MBps) can be obtained. For 8-bit and 16-bit pseudo-DMA, the data rates in Table 2 can be obtained.

LOCAL BUS SPEED	8-BIT PDMA	16-BIT PDMA
4 MHz	48 Mbit/s	64 Mbit/s
6 MHz	72 Mbit/s	96 Mbit/s

Table 2. Pseudo-DMA Data Rates

Since the main purpose of DIO is for downloading and initialization, the DIO transfer rate is not a significant issue.

#### memory interface (MIF)

The MIF performs memory management to allow the TI380C30A to address 2 Mbytes in local memory. Hardware in the MIF allows the TI380C30A to be connected directly to DRAMs without additional circuitry. This glueless-DRAM connection includes the DRAM-refresh controller. The MIF also handles all internal bus arbitration between these blocks. When required, the MIF arbitrates for the external bus,

The MIF is responsible for the memory mapping of the CPU of a task. The memory maps of DRAMs, EPROMs, burned-in addresses (BIAs), and external devices are addressed appropriately when required by the system interface, the protocol handler, or for a DMA transfer. The memory interface is capable of a 64-Mbit/s continuous transfer rate when using a 4-MHz local bus (64-MHz device crystal) and a 96-Mbit/s continuous transfer rate when using a 6-MHz local bus.

#### protocol handler (PH)

The PH performs the hardware-based real-time protocol functions for a token-ring LAN. Network type is determined by TEST0-TEST2. The token-ring network speed is determined by software and can be either 16 Mbit/s or 4 Mbit/s. These speeds are fixed by the software, not by the hardware.

The PH converts the parallel-transmit data to serial-network data of the appropriate coding and converts the received serial data to parallel data. The PH data-management state machines direct the transmission/reception of data to/from local memory through the MIF. The PH buffer-management state machines automatically oversee this process, directly sending/receiving linked lists of frames without CPU intervention.



#### protocol handler (continued)

The PH contains many state machines that perform the following functions:

- Transmit and receive frames
- Capture tokens
- Provide token-priority controls
- Manage the TI380C30A buffer memory
- Provide frame-address recognition (group, specific, functional, and multicast)
- Provide internal parity protection
- Control and verify the physical-layer circuitry-interface signals

Integrity of the transmitted and received data is controlled by cyclic-redundancy checks (CRC), detection of network-data violations, and parity on internal data paths. All data paths and registers are optionally parity-protected to maintain functional integrity.

## clock generator (CG)

The CG performs the generation of all internal clocks required by the other functional blocks, including the local memory-bus clocks (MBCLK1, MBCLK2). The CG also generates the reference timer used to sample all input clocks (SBCLK, OSCIN, RCLK, and PXTAL). If no transition is detected within the period of the reference timer on any input clock signal, the CG places the TI380C30A into slow-clock mode. The frequency of the reference timer is in the range of 10 kHz–100 kHz.

#### adapter-support function (ASF)

The ASF performs support functions not contained in the other blocks. The features are:

- The TI380C30A base timer
- Identification, management, and service of internal and external interrupts
- Test-pin mode control, including the unit-in-place mode for board testing
- Checks for illegal states, such as illegal opcodes and parity

## physical-layer interface (PHY)

The major blocks of the TI380C30A PHY include the receiver/equalizer, clock recovery PLL, wrap function, phantom drive with wire-fault detector, and watchdog timer. Figure 2 is the block diagram illustrating these major blocks, and the functionality of each block is described in the following sections.



SPWS034 – MARCH 1998



Figure 2. Functional Block Diagram of the PHY

#### receiver

Figure 3 shows the arrangement of the line-receiver/equalizer circuit. The differential-input pair, RCV+ and RCV–, are designed to be connected to a floating winding of an isolation transformer. Each is equipped with a bias circuit to center the operating point of the differential input at approximately  $V_{DD} \div 2$ .

The differential-input pair consists of a pair of metal oxide semiconductor field effect transistors (MOSFETs), each with an identical current source in its source terminal that is set to supply a nominal current of 1.5 mA. At low signal levels, the gain of this pair is inversely proportional to the impedance connected between their sources on EQ- and EQ+. A frequency-equalization network can be connected between EQ+ and EQ- to provide equalization for media-signal distortion.

The internal-wrap mode is provided for self-test of the device. When selected by taking WRAP low, the normal input path is disabled by a multiplexer and a path is enabled from the DRVR+/DRVR- input pair. Receiver gain, thresholds, and equalization are unchanged in the internal-wrap mode.







Figure 3. Line Receiver/Equalizer

## receiver-clock recovery

The clock and data recovery in the TI380C30A is performed by an advanced, digitally controlled PLL. In contrast to the TMS38054, the PLL of the TI380C30A is digitally controlled and the loop parameters are set by internally programmed digital constants. This results in precise control of loop parameters and requires no external loop-filter components.

The TI380C30A implements an intelligent algorithm to determine the optimum phase position for data sampling and extracted-clock synthesis. The resulting action of the TI380C30A can be modeled as two cascaded PLLs as shown in Figure 4.



NOTE A: f<sub>3dB</sub> = 3-dB bandwidth of PLL

Figure 4. Dual-PLL Arrangement



SPWS034 - MARCH 1998

#### receiver-clock recovery (continued)

PLL1 represents the algorithm to recover data from the incoming stream detected by the receiver. It has a relatively high bandwidth to provide good jitter tolerance. Data and embedded-clock-phase information are fed as digital values to PLL2, which generates the extracted clock (RCLK) for the commprocessor. The recovered data is sent to the commprocessor as the RCVR signal in synchronization with RCLK. In addition to sampling the RCVR signal, the commprocessor uses RCLK to retransmit data in most cases. The lower bandwidth of PLL2 greatly reduces the rate of accumulation of data-correlated phase jitter in a token-ring network and provides very good accumulated-phase-slope (APS) characteristics. In addition to RCLK, the token-ring reference clock (PXTAL) and a fixed-frequency 32-MHz clock (OSC32) are also synthesized from the 8-MHz crystal reference.

#### line driver and wrap function

The line-drive function of the TI380C30A is performed by XMT+/XMT-. Unlike the TMS38054, these pins are low-impedance outputs and require external-series resistance to provide line termination. These pins provide buffering of the differential signal from the PH on DRVR+/DRVR- with action to control skew and asymmetry, and with no retiming in the transmit path.

The wrap function is designed to provide a signal path for system self-test diagnostics. When the PH drives WRAP low, the receiver inputs are ignored and the transmit signal is fed to the receiver input circuitry by way of a multiplexer. In the internal wrap mode, WRAP can be checked by observing the signal amplitude at the equalization pins, EQ+ and EQ-. Equalization is active at this signal level, although the signal does not exhibit the high-frequency attenuation effects for which equalization is intended to compensate. During wrap mode, both XMT+/XMT- are driven to a low state to prevent any dc current from flowing into the isolation transformer.

#### phantom driver and wire-fault detection

The phantom-drive circuit under control of NSRT generates a dc voltage on both of the phantom-drive outputs, PHOUTA and PHOUTB. To maintain the phantom drive, NSRT is toggled by the TI380C30A at least once every 20 ms. A watchdog timer is included in the TI380C30A to remove the phantom drive if NSRT does not have the required transitions.

The watchdog timer normally is not allowed to expire because it is being reinitialized at least every 20 ms. If there is a problem in the TI380C30A or its microcode, resulting in failure to toggle NSRT, the timer expires in a maximum of 22 ms. If this happens, the phantom drive is deasserted and remains so until the next falling edge of NSRT. The watchdog timer requires no external-timing components. When the phantom drive is deasserted, the phantom-drive lines are actively pulled low, reaching a level of 1 V or less within 50 ms.

The dc voltage from PHOUTA and PHOUTB is superimposed on the transmit-signal pair to the trunk-coupling unit (TCU) to request that the station be inserted into the ring. This is achieved by connecting the transmit-signal pair to the center of the secondary winding of the transmit-isolation transformer. Since PHOUTA and PHOUTB are connected to the media side of the isolation transformer, they require extensive protection against line surges. A capacitor is connected between the two phantom lines to provide an ac path for the transmit signal, while PHOUTA and PHOUTB independently drive the dc voltage on each of the transmit lines, allowing for independent wire-fault detection on each.

The phantom voltage is detected by the TCU, causing the external wrap path from the transmitter outputs back to the receiver inputs to be broken and the ring to be broken. A signal connection is established from the ring to the receiver inputs and from the transmitter outputs to the ring. The return current from the dc-phantom voltage on the transmit pair is returned to the station by way of the receive pair. This provides some measure of wire-fault detection on the receive lines. The phantom-drive outputs are current limited to prevent damage if short-circuited. They detect either an abnormally high or an abnormally low load current at either output corresponding to a short or an open circuit in the ring or TCU wiring. Either type of fault results in the wire-fault indicator output (WFLT) being driven low. The logic state of WFLT is high when the phantom drive is not active.



## frequency acquisition and REDY

Unlike its predecessors, the TMS3805x family, the data-recovery PLL of the TI380C30A physical layer does not require constant frequency monitoring; neither is it necessary to recenter its frequency by way of the FRAQ control line. When the commprocessor asserts FRAQ, it initiates a reset of the clock-recovery PLL. The REDY signal is deasserted for the duration of this action and reasserted low when it is complete (a maximum of 3  $\mu$ s later). This low-going transition of REDY is required by the commprocessor following the setting of FRAQ high to indicate to the PH that any frequency error that it could have detected has been corrected. REDY is not asserted if no incoming transitions are detected by the rate-error function.

## rate error (RATER) function

RATER provides an indication that incoming data transitions are present on the RCV+/RCV– pair, but that the rate of transitions is outside the range that is expected for the ring speed selected by S4/16. RATER is not asserted low if no incoming transitions are present. In wrap mode, the rate-error function monitors the transitions on the DRVR+/DRVR– pair.

The rate-error function interprets 16 or more transitions in a 1.5- $\mu$ s period as valid 16-Mbit/s data. It interprets 15 or fewer transitions in a 1.5- $\mu$ s period as 4-Mbit/s data. One transition or less in a 1.5- $\mu$ s period is interpreted as no incoming transitions, in which case, RATER and REDY are not asserted low.

#### power-down control

The TI380C30A PHY can be disabled by the PWRDN signal. If PWRDN is taken low, all outputs of the PHY are in the high-impedance state and all internal logic is powered down, bringing power consumption to a very low level. Upon taking PWRDN high, the device resets and initializes itself. This process could take up to 2 ms and care should be taken to ensure that the system does not require stable clocks during this period.

#### user-accessible hardware registers and TI380C30A-internal pointers

Table 3 and Table 4 show how to access internal data by way of pointers and how to address the registers in the host interface. The SIF adapter-control (SIFACL) register, which directly controls device operation, is described in detail. The adapter-internal pointers table is defined only after TI380C30A initialization and until the OPEN command is issued. These pointers are defined by the TI380C30A software (microcode), and this table describes the release 2.x software.



SPWS034 – MARCH 1998

## Table 3. Adapter-Internal Pointers for Token Ring<sup>†</sup>

ADDRESS	DESCRIPTION
>00.FFF8‡	Pointer to software raw microcode level in chapter 0
>00.FFFA <sup>‡</sup>	Pointer to starting location of copyright notices. Copyright notices are separated by a >0A character and terminated by a >00 character in chapter 0.
>01.0A00	Pointer to burned-in address in chapter 1
>01.0A02	Pointer to software level in chapter 1
>01.0A04	Pointer to TI380C30A addresses in chapter 1: Pointer + 0 node address Pointer + 6 group address Pointer + 10 functional address
>01.0A06	Pointer to TI380C30A parameters in chapter 1: Pointer + 0 physical-drop number Pointer + 4 upstream neighbor address Pointer + 10 upstream physical-drop number Pointer + 14 last ring-poll address Pointer + 20 reserved Pointer + 22 transmit access priority Pointer + 24 source class authorization Pointer + 24 source class authorization Pointer + 28 source address of the last received frame Pointer + 34 last beacon type Pointer + 34 last beacon type Pointer + 38 ring status Pointer + 40 soft-error timer value Pointer + 42 ing-interface error counter Pointer + 44 local ring number Pointer + 48 last beacon-transmit type Pointer + 50 last beacon-receive type Pointer + 52 last MAC-frame correlator Pointer + 54 last beacon-ing-station upstream neighbor address (UNA) Pointer + 60 reserved Pointer + 64 last beaconing-station physical-drop number
>01.0A08	Pointer to MAC buffer (a special buffer used by the software to transmit adapter-generated MAC frames) in chapter 1
>01.0A0A	Pointer to LLC counters in chapter 1: Pointer + 0 MAX_SAPs Pointer + 1 open SAPs Pointer + 2 MAX_STATIONs Pointer + 3 open stations Pointer + 4 available stations Pointer + 5 reserved
>01.0A0C	Pointer to 4-/16-Mbit/s word flag. If zero, the adapter is set to run at 4 Mbit/s. If nonzero, the adapter is set to run at 16 Mbit/s.

<sup>†</sup> This table describes the pointers for release 2.x of the TI380C30A software.

<sup>‡</sup> This address valid only for microcode release 2.x



#### **Table 4. User-Access Hardware Registers**

	(SI/W = 1, SO/SHALT = 0)								
WORD TRANSFERS				L MODE , SRS2 = 0	PSEUDO-DMA MODE ACTIVE SBHE = 0, SRS2 = 0				
BYTE TRANSFERS		FERS	SBHE = 0, SRS2 = 1	SBHE = 1, SRS2 = 0	SBHE = 0, SRS2 = 1	SBHE = 1, SRS2 = 0			
SRSX	SRS0	SRS1							
0	0	0	SIFDAT MSB	SIFDAT LSB	SDMADAT MSB	SDMADAT LSB			
0	0	1	SIFDAT/INC MSB	SIFDAT/INC LSB	DMALEN MSB	DMALEN LSB			
0	1	0	SIFADR MSB	SIFADR LSB	SDMAADR MSB	SDMAADR LSB			
0	1	1	SIFCMD	SIFSTS	SDMAADX MSB	SDMAADX LSB			
1	0	0	SIFACL MSB	SIFACL LSB	SIFACL MSB	SIFACL LSB			
1	0	1	SIFADR MSB	SIFADR LSB	SIFADR MSB	SIFADR LSB			
1	1	0	SIFADX MSB	SIFADX LSB	SIFADX MSB	SIFADX LSB			
1	1	1	DMALEN MSB	DMALEN LSB	DMALEN MSB	DMALEN LSB			

80x8x 16-BIT MODE (SI/M = 1, S8/SHALT = 0)<sup>†</sup>

† SBHE = 1 and SRS2 = 1 are not defined.

	(SI/M = 1, S8/SHALT = 1)								
SRSX	SRS0	SRS1	SRS2	NORMAL MODE SBHE = X	PSEUDO-DMA MODE ACTIVE SBHE = X				
0	0	0	0	SIFDAT LSB	SDMADAT LSB				
0	0	0	1	SIFDAT MSB	SDMADAT MSB				
0	0	1	0	SIFDAT MSB	DMALEN LSB				
0	0	1	1	SIFDAT MSB	DMALEN MSB				
0	1	0	0	SIFADR LSB	SDMAADR LSB				
0	1	0	1	SIFADR MSB	SDMAADR MSB				
0	1	1	0	SIFSTS	SDMAADX LSB				
0	1	1	1	SIFCMD	SDMAADX MSB				
1	0	0	0	SIFACL LSB	SIFACL LSB				
1	0	0	1	SIFACL MSB	SIFACL MSB				
1	0	1	0	SIFADR LSB	SIFACL LSB				
1	0	1	1	SIFADR MSB	SIFACL MSB				
1	1	0	0	SIFADX LSB	SIFADX LSB				
1	1	0	1	SIFADX MSB	SIFADX MSB				
1	1	1	0	DMALEN LSB	DMALEN LSB				
1	1	1	1	DMALEN LSB	DMALEN MSB				

#### 80x8x 8-BIT MODE(SI/M = 1, S8/SHALT = 1)



SPWS034 - MARCH 1998

## Table 4. User-Access Hardware Registers (Continued)

	68xxx MODE (SI/M = 0) <sup>†</sup>								
WORD TRANSFERS				L MODE , SLDS = 0	PSEUDO-DMA MODE ACTIVE SUDS = 0, SLDS = 0				
BYTE TRANSFERS			<u>SUDS</u> = 0, <u>SLDS</u> = 1	SUDS = 1, SLDS = 0	SUDS = 0, SLDS = 1	$\overline{\text{SUDS}} = 1, \overline{\text{SLDS}} = 0$			
SRSX	SRS0	SRS1			•				
0	0	0	SIFDAT MSB	SIFDAT LSB	SDMADAT MSB	SDMADAT LSB			
0	0	1	SIFDAT/INC MSB	SIFDAT/INC LSB	DMALEN MSB	DMALEN LSB			
0	1	0	SIFADR MSB	SIFADR LSB	SDMAADR MSB	SDMAADR LSB			
0	1	1	SIFCMD	SIFSTS	SDMAADX MSB	SDMAADX LSB			
1	0	0	SIFACL MSB	SIFACL LSB	SIFACL MSB	SIFACL LSB			
1	0	1	SIFADR MSB	SIFADR LSB	SIFADR MSB	SIFADR LSB			
1	1	0	SIFADX MSB	SIFADX LSB	SIFADX MSB	SIFADX LSB			
1	1	1	DMALEN MSB	DMALEN LSB	DMALEN MSB	DMALEN LSB			

†68xxx mode is always a 16-bit mode.



#### SIF adapter-control (SIFACL) register

The SIFACL register allows the host processor to control, and to some extent, reconfigure the TI380C30A under software control (see Table 5).



Legend:

R = Read

W = Write

P = Write during ARESET = 1 only

S = Set only

-n = Value after reset

b = Value on BTSTRP

p = Value on PRTYEN

u = Indeterminate



SPWS034 - MARCH 1998

Table 5. SIFACL Bit Definitions

BIT	NAME	FUNCTION
0–2	TEST0 TEST1 TEST2	Value on TEST0 and TEST2 pins. These bits are read-only bits and reflect the value on the corresponding device pins. This allows the host software (S/W) to determine speed configuration. If the network speed and type are software-configurable, these bits are used to determine the configurations that are supported by the network hardware.         TEST0       TEST1       TEST2       Description         L       NC       H       16-Mbit/s token ring         H       NC       H       4-Mbit/s token ring         X       X       L       Reserved
3	Reserved	Read data should be 0.
4	SWHLDA	Software-hold acknowledge. Allows the function of SHLDA/SBGR to be emulated from software control for pseudo-DMA mode.         PSDMAEN       SWHLDA       SWHRQ       Result         0 <sup>†</sup> X       X       SWHLDA value in the SIFACL register cannot be set to a 1.         1 <sup>†</sup> 0       0       No pseudo-DMA request pending         1 <sup>†</sup> 0       1       Indicates a pseudo-DMA request interrupt         1 <sup>†</sup> 1       X       Pseudo-DMA process in progress         † The value on SHLDA/SBGR is ignored.       Image: State of the
5	SWDDIR	Current SDDIR signal value. Contains the current value of the pseudo-DMA direction. This enables the host to easily determine the direction of DMA transfers, which allows system DMA to be controlled by system software. 0 = Pseudo DMA from host system to TI380C30A 1 = Pseudo DMA from TI380C30A to host system
6	SWHRQ	Current SHRQ signal value. Contains the current value on SHRQ/SBRQ when in Intel mode and the inverse of the value on SHRQ/SBRQ in Motorola mode. This enables the host to easily determine if a pseudo-DMA transfer is requested.         Intel Mode (SI/M = H)       Motorola Mode (SI/M = L)         0 = System bus not requested       1 = System bus not requested         1 = System bus requested       0 = System bus requested
7	PSDMAEN	Pseudo-system-DMA enable. Enables pseudo-DMA operation. 0 = Normal bus-master DMA operation is possible. 1 = Pseudo-DMA operation selected. Operations dependent on the values of the SWHLDA and SWHRQ bits in the SIFACL register.
8	ARESET	Adapter reset. ARESET is a hardware reset of the TI380C30A. This bit has the same effect as SRESET except that the DIO interface to the SIFACL register is maintained. This bit is set to 1 if a clock failure is detected (OSCIN, PXTAL, RCLK, or SBCLK not valid). 0 = TI380C30A operates normally. 1 = TI380C30A is held in the reset condition.
9	CPHALT	Communications processor halt. Controls the TI380C30A processor access to the internal TI380C30A buses. This prevents the TI380C30A from executing instructions before the microcode is downloaded. 0 = TI380C30A processor can access the internal TI380C30A buses. 1 = TI380C30A processor cannot access the internal-adapter buses.
10	BOOT	Bootstrap CP code. Indicates whether the memory in chapters 0 and 31 of the local-memory space is RAM or ROM/PROM/EPROM. This bit controls the operation of MCAS and MROMEN. 0 = ROM/PROM/EPROM memory in chapters 0 and 31 1 = RAM memory in chapters 0 and 31
11	LBP	Local bus priority. Controls the priority levels of devices on the local bus. 0 = No external devices (such as TI380FPA) are used with the TI380C30A. 1 = An external device (such as TI380FPA) is used with the TI380C30A. This allows the external bus master to operate at the necessary priority on the local bus. If the system uses the TMS380SRA only, the bit must be set to 0. If the system uses both the TMS380SRA and the TI380FPA, the bit must be set to 1.



BIT	NAME					FUNCTION	FUNCTION						
			he system	-interrupt req			or disable system-interrupt requests from the s on SINTR/SIRQ. The following equation shows						
		SINTR/	SIRQ = (PS	SDMAEN * S	WHRQ * !S\	VHLDA) + (SIN	ITEN * SYSTEM_INTERRUPT)						
		Results of the	states are:										
						System Interru (SIFTS							
12	SINTEN	PSDMAEN	SWHRQ	SWHLDA	SINTEN	Register)	Result						
		1†	1	1	Х	Х	Pseudo DMA is active.						
		1†	1	0	Х	Х	TI380C30A generates a system interrupt for a pseudo DMA.						
		1†	0	0	Х	Х	Not a pseudo-DMA interrupt						
		Х	Х	Х	1	1	TI380C30A generates a system interrupt.						
		0	Х	Х	1	0	TI380C30A does not generate a system interrupt.						
		0	Х	Х	0	Х	TI380C30A cannot generate a system interrupt.						
		† The value on	SHLDA/SI	BGR is ignor	ed.								
		Parity enable.	Determine	s whether da	ata transfers	within the TI38	0C30A are checked for parity.						
13	PEN	0 = Data trans 1 = Data trans				rity.							
		Network-select ARESET bit is		s. Values cor	ntrol NSELC	UT0 and NSEL	OUT1. These bits can be modified only while the						
			unconnecte				ELOUT0 should be connected to TEST0 (TEST1 OUT0 and NSELOUT1 are used to select network						
14–15	NSELOUT0	NSELOUT	) NSELC	OUT1 Sel	ection								
14-13	NSELOUT1	0	0	Res	served								
		0	1		Mbit/s token	ring							
		1	0		served								
		1	1	4-N	lbit/s token i	ring							
						-Mbit/s token rine ARESET bit is	ng (NSELOUT1 = 1, NSELOUT0 = 0). New values s cleared.						

# Table 5. SIFACL Bit Definitions (Continued)

# SIFACL control for pseudo-DMA operation

Pseudo-DMA operation is software-controlled by using five bits in the SIFACL register. The logic model for the SIFACL control of pseudo-DMA operation is shown in Figure 5.



SPWS034 - MARCH 1998



Figure 5. Pseudo-DMA Logic Related to SIFACL Bits

#### absolute maximum ratings over operating case temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 8)	–0.5 V to 7 V
Input voltage range (see Note 8)	–0.5 V to 7 V
Output voltage range	–0.5 V to 7 V
Power dissipation	1.25 W
Operating case temperature, T <sub>C</sub>	. 0°C to 95°C
Storage temperature range, T <sub>stg</sub> e	35°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 8: Voltage values are with respect to VSS, and all VSS pins should be routed so as to minimize inductance to system ground.



SPWS034 - MARCH 1998

## recommended operating conditions

			MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage		4.75	5	5.25	V
		TTL-level signal	2		V <sub>DD</sub> +0.3	
$V_{IH}$	High-level input voltage	OSCIN	2.4		V <sub>DD</sub> +0.3	V
		RCLK, PXTAL, RCVR, XT1	2.6		V <sub>DD</sub> +0.3	
VIL	Low-level input voltage, TTL-level signal (see Note 9)		-0.3		0.8	V
ЮН	High-level output current	TTL outputs			-400	μA
IOL	Low-level output current (see Note 10)	TTL outputs			2	mA
тс	Operating case temperature		0		95	°C

NOTES: 9. The algebraic convention, where the more-negative (less-positive) limit is designated as a minimum, is used for logic-voltage levels only.

10. Output current of 2 mA is sufficient to drive five low-power Schottky TTL loads or ten advanced low-power Schottky TTL loads (worst case).

#### electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted)

	PARAMETER			NDITIONS <sup>†</sup>	MIN	TYP	MAX	UNIT
VOH	High-level output voltage, TTL-level	signal (see Note 11)	$V_{DD} = MIN,$	I <sub>OH</sub> = MAX	2.4			V
VOL	Low-level output voltage, TTL-level signal		$V_{DD} = MIN,$	$I_{OL} = MAX$			0.6	V
			V <sub>DD</sub> = MAX,	V <sub>O</sub> = 2.4 V			20	μA
loz	High-impedance output current			$V_{O} = 0.4 V$			-20	μΑ
Ц	Input current, any input or input/outp	$V_I = V_{SS}$ to $V_D$	D			±20	μΑ	
100	Supply ourrept	Normal mode	V <sub>DD</sub> = MAX			200		mA
Icc	Supply current	Power-down mode	$V_{DD} = 5 V$			20		ША
Ci	Input capacitance, any input		f = 1 MHz,	Others at 0 V			15	pF
Co	Output capacitance, any output or in	put/output	f = 1 MHz,	Others at 0 V			15	pF

<sup>†</sup> For conditions shown as MIN/MAX, use the appropriate value specified under the recommended operating conditions. NOTE 11: The following signals require an external pullup resistor: SRAS/SAS, SRDY/SDTACK, SRD/SUDS, SWR/SLDS, EXTINT0–EXTINT3, and MBRQ.



SPWS034 - MARCH 1998

#### electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted) (continued)

## receiver input (RCV+ and RCV-)

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
VB	Receiver-input bias voltage	See Note 12	V <sub>SB</sub> -1	V <sub>SB</sub> +1	V
V <sub>T+</sub>	Rising-input threshold voltage	$V_{ICM} = V_{SB}$ , $R_{tst} = 330 \Omega$ , See Notes 12, 13, and Figure 6		50	mV
V <sub>T-</sub>	Falling-input threshold voltage	$V_{ICM} = V_{SB}$ , $R_{tst} = 330 \Omega$ , See Notes 12, 13, and Figure 6	-50		mV
V <sub>AT</sub>	Asymmetry threshold voltage, $(V_{T+} + V_{T-})/2$	$V_{ICM} = V_{SB}$ , $R_{tst} = 330 \Omega$ , See Notes 12, 13, and Figure 6	-15	15	mV
Vr(CM)	Rising-input common-mode rejection [ $V_{T+}$ (@ $V_{SB}$ + 0.5 V) – $V_{T+}$ (@ $V_{SB}$ – 0.5 V) ]	See Notes 12, 13, and Figure 6	-30	30	mV
V <sub>f</sub> (CM)	Falling-input common-mode rejection $[V_{T+} (@V_{SB} + 0.5 V) - V_{T+} (@V_{SB} - 0.5 V)]$	See Notes 12, 13, and Figure 6	-30	30	mV
	Receiver input current	Both inputs at $V_{SB}$ , See Note 12 and Figure 6	-10	10	
li(RCVR)		Input under test at $V_{SB}$ + 1 V, Other input at $V_{SB}$ – 1 V, See Notes 12 and 13 and Figure 6	10	60	μΑ
		$R_{tst}$ = 330 Ω, Input under test at V <sub>SB</sub> – 1 V, Other input at V <sub>SB</sub> + 1 V, See Note 12	-10	-60	
I <sub>EQB</sub>	Equalizer bias current	RCV+ at 4 V, RCV– at 1 V or RCV+ at 1 V, RCV– at 4 V, See Figure 6	1.0	2.2	mA
VEQW	Equalizer wrap voltage	WRAP = low, See Figure 6	300	700	mV

NOTES: 12. V<sub>SB</sub> is the self-bias voltage of the input pair RCV+ and RCV-. It is defined as V<sub>SB</sub> = (V<sub>SB+</sub>+V<sub>SB-</sub>) ÷2 (where V<sub>SB+</sub> is the self-bias voltage of RCV+; VSB- is the self-bias voltage of RCV-). The self-bias voltage of both pins is approximately VDD+2.

13. VICM is the common-mode voltage applied to RCV+ and RCV-.

## phantom driver (PHOUTA and PHOUTB)

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
VOH	High-level output voltage	I <sub>OH</sub> = –1 mA	4.1		V
⊻ОН	High-level oulput voltage	I <sub>OH</sub> = -2 mA	3.8		V
los	Short-circuit output current	$V_{O} = 0 V$	-4	-20	mA
IOL	Low-level output current	$V_{O} = V_{DD}$	1	10	mA
IOZH	Off-state output current with high-level voltage applied	$V_{O} = V_{DD}$	-100	100	μA
IOZL	Off-state output current with low-level voltage applied	$V_{O} = 0 V$	-100	100	μΑ

## wire fault (WFLT) (see Notes 14 and 15)

	PARAMETER	MIN	MAX	UNIT
R <sub>LS</sub>	Phantom load resistance detected as short circuit		0.15	kΩ
R <sub>LO</sub>	Phantom load resistance detected as open circuit	50		kΩ
R <sub>LN</sub>	Phantom load resistance detected as normal	2.9	5.5	kΩ

NOTES: 14. The wire-fault circuit recognizes a fault condition for any phantom-drive load resistance to ground of greater than RIO or any load resistance less than RIS. Any resistance in the range specified for RIN is not recognized as a wire fault. A fault condition on either PHOUTA or PHOUTB results in the WFLT signal being asserted (low).

15. Resistor (R<sub>LS</sub>, R<sub>LO</sub>, R<sub>LN</sub>) connected from output under test to ground, other output loaded with 4.1 Ω to ground.

#### **PLL characteristics**

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
VFILT Reference PLL operating filter voltage	t <sub>c(XT1)</sub> = 125 ns	1.8	4	V



# electrical characteristics over recommended ranges of supply voltage and operating case temperature (unless otherwise noted) (continued)

#### crystal-oscillator characteristics

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
VSB(XT1) Input self-bias voltage		1.8	4	V
IOH(XT2) Output high-level current	$V_{(XT2)} = V_{SB(XT1)}, V_{(XT1)} = V_{SB(XT1)} + 0.5 V$	-2.5	-6.5	mA
I <sub>OL(XT2)</sub> Output low-level current	$V_{(XT2)} = V_{SB(XT1)}, V_{(XT1)} = V_{SB(XT1)} - 0.5 V$	0.4	1.3	mA

#### timing parameters

The timing parameters for the signals of TI380C30A are shown in the following tables and are illustrated in the accompanying figures. The purpose of these figures and tables is to quantify the timing relationships among the various signals. The parameters are numbered for convenience.

#### static signals

Table 6 lists signals that are not allowed to change dynamically and therefore have no timing associated with them. They should be strapped high, low, or left unconnected as required.

SIGNAL	FUNCTION
SI/M	Host-processor select (Intel/Motorola)
CLKDIV	Clock divider select
BTSTRP	Default-bootstrap mode (RAM/ROM)
PRTYEN	Default-parity select (enabled/disabled)
TEST0	Test pin indicates network type
TEST1	NC
TEST2	Test pin indicates network type
TEST3	Test pin for TI manufacturing test <sup>†</sup>
TEST4	Test pin for TI manufacturing test <sup>†</sup>
TEST5	Test pin for TI manufacturing test <sup>†</sup>

#### Table 6. Static Signals and Functions

<sup>†</sup> For unit-in-place test



#### timing parameter symbology

Some timing parameter symbols have been created in accordance with JEDEC Standard 100-A. To shorten the symbols, some of the signal names and other related terminology have been abbreviated as:

DR DRVR

- DRN DRVR OSC OSCIN
- RS SRESET
- SCK SBCLK
- VDD V<sub>DDL</sub>, V<sub>DD</sub>

Lower-case subscripts are defined as:

- c Cycle time
- d Delay time
- h Hold time
- r Rise time
- sk Skew
- su Setup time
- t Transition time
- w Pulse duration

The following additional letters and phrases are defined as:

L	Low
Н	High
V	Valid
Z	High impedance
Falling edge	No longer high
Rising edge	No longer low



# PARAMETER MEASUREMENT INFORMATION

Outputs are driven to a minimum high-logic level of 2.4 V and to a maximum low-logic level of 0.6 V. These levels are compatible with TTL devices.

Output transition times are specified as follows: For a high-to-low transition on either an input or output signal, the level at which the signal is said to be no longer high is 2 V and the level at which the signal is said to be low is 0.8 V. For a low-to-high transition, the level at which the signal is said to be no longer low is 0.8 V and the level at which the signal is said to be high is 2 V, as shown below.

The rise and fall times are not specified but are assumed to be those of standard TTL devices, which typically are 1.5 ns.



#### test measurement

The test-load circuit shown in Figure 6 represents the programmable load of the tester pin electronics that are used to verify timing parameters of TI380C30A output signals.



Figure 6. Test and Load Circuits



SPWS034 - MARCH 1998

## switching characteristics over recommended range of supply voltage (unless otherwise noted)

#### transmitter drive characteristics (see Figures 6 and 7)

PARAMETER		TEST CONDITIONS	MIN I	МАХ	UNIT
VPP(XMT) XMT+/XMT- peak-to-peak voltage (see Note 16)	V <sub>DD</sub> = 4.75 V	8.2		V	
	V <sub>DD</sub> = 5.25 V		10.3	v	

NOTE 16: VPP(XMT) is determined by: VOH(XMT+) + VOH(XMT-) - VOL(XMT+) - VOL(XMT-)

#### transmitter switching characteristics (see Figures 6 and 7)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
XMT+/XMT- skew (see Note 17)	t <sub>sk(DRV)</sub> = – 1 ns	-3	3	ns
	t <sub>sk(DRV)</sub> = + 1 ns	-3	3	
XMT+/XMT- asymmetry (see Note 18)	t <sub>sk(DRV)</sub> = -1 ns	-2	2	-
	t <sub>sk(DRV)</sub> = + 1 ns	-2	2	ns

NOTES: 17. XMT+/XMT- skew is determined by:  $t_d(XMT + H) - t_d(XMT - L)$  or  $t_d(XMT + L) - t_d(XMT - H)$ 18. XMT+/XMT- asymmetry is determined by:



Figure 7. Transmitter


SPWS034 - MARCH 1998

# clock and data switching characteristics over recommended range of supply voltage, $t_{c(XT1)} = 125$ ns (see Figure 8)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> c(XT1)	Cycle time of clock applied to XT1			125		ns
<sup>t</sup> w(OSC32H)	Pulse duration, OSC32 high		10			ns
<sup>t</sup> w(OSC32L)	Pulse duration, OSC32 low		12			ns
t (5)(7)(1)	Pulse duration, PXTAL low	16-Mbit/s mode	12			20
<sup>t</sup> w(PXTALL)	Pulse duration, PXTAL low	4-Mbit/s mode	46			ns
•	Pulse duration, PXTAL high	16-Mbit/s mode	10			
<sup>t</sup> w(PXTALH)		4-Mbit/s mode	46			ns
t	Pulse duration, RCLK low	16-Mbit/s mode	12			20
<sup>t</sup> w(RCLKL)		4-Mbit/s mode	46			ns
•	Pulse duration PCLK high	16-Mbit/s mode	10			
<sup>t</sup> w(RCLKH)	Pulse duration, RCLK high	4-Mbit/s mode	46			ns
<sup>t</sup> su(RCVR)	Setup time, RCVR valid to RCLK rising edge	16-Mbit/s mode	18			ns
<sup>t</sup> h(RCVR)	Hold time, RCVR valid after RCLK rising edge	16-Mbit/s mode	1			ns







SPWS034 – MARCH 1998

### timing for power-up, SBCLK, OSCIN, MBCLK1, MBCLK2, SYNCIN, and SRESET (see Figure 9)

NO.				MIN	NOM	MAX	UNIT	
100†	t <sub>r(VDD</sub> )	Rise time, 1.2 V to minimum V <sub>DD</sub> -high level				1	ms	
101†‡	<sup>t</sup> d(VDDH-SCKV)	Delay time, minimum V <sub>DD</sub> -high level to first valid SBCLK	no longer high			1	ms	
102†‡	td(VDDH-OSCV)	Delay time, minimum V <sub>DD</sub> -high level to first v	ay time, minimum V <sub>DD</sub> -high level to first valid OSCIN high			1	ms	
103	<sup>t</sup> c(SCK)	Cycle time, SBCLK (see Note 19)		30.3		500	ns	
104	<sup>t</sup> w(SCKH)	Pulse duration, SBCLK high		13		500	ns	
105	<sup>t</sup> w(SCKL)	Pulse duration, SBCLK low		13		500	ns	
106†	<sup>t</sup> t(SCK)	Transition time, SBCLK				2	ns	
107	<sup>t</sup> c(OSC)	Cycle time, OSCIN (see Note 20)			1/OSCIN		ns	
	<sup>t</sup> w(OSCH)			OSCIN = 64 MHz	5.5			
108		Pulse duration, OSCIN high (see Note 21)	OSCIN = 48 MHz	8			ns	
			OSCIN = 32 MHz	8				
	<sup>t</sup> w(OSCL)	v(OSCL) Pulse duration, OSCIN low (see Note 21) OSCIN = 48 I	OSCIN = 64 MHz	5.5				
109			OSCIN = 48 MHz	8			ns	
			OSCIN = 32 MHz	8				
110†	<sup>t</sup> t(OSC)	Transition time, OSCIN				3	ns	
111†	<sup>t</sup> d(OSCV-CKV)	Delay time, OSCIN valid to MBCLK1 and MBC	CLK2 valid			1	ms	
117†	<sup>t</sup> h(VDDH-RSL)	Hold time, SRESET low after V <sub>DD</sub> reaches m	inimum high level	5			ms	
118†	<sup>t</sup> w(RSH)	Pulse duration, SRESET high		14			μs	
119†	<sup>t</sup> w(RSL)	Pulse duration, SRESET low		14			μs	
288†	<sup>t</sup> su(RST)	Setup time, DMA size to SRESET high (Intel r	mode only)	10			ns	
289†	<sup>t</sup> h(RST)	Hold time, DMA size from SRESET high (Inte	mode only)	10			ns	
	ta a	One-eighth of a local-memory cycle	CLKDIV = H	2t <sub>c(OSC)</sub>			ns	
	t <sub>M</sub> One-eighth of a local-m	One-eighth of a local-memory cycle	CLKDIV = L	<sup>t</sup> c(OSC)		113		

<sup>†</sup>This specification is provided as an aid to board design.

<sup>‡</sup> If parameter 101 or 102 cannot be met, parameter 117 must be extended by the larger difference: real value of parameter 101 or 102 minus the max value listed.

NOTES: 19. SBCLK can be any value between 2 MHz and 33 MHz. This data sheet describes the system interface (SIF) timing parameters for the cases of SBCLK at 25 MHz and 33 MHz.

20. The value of OSCIN can be 64 MHz ±1%, 32 MHz ±1%, or 48 MHz ±1%. If OSCIN is used to generate PXTAL, the OSCIN tolerance must be ±0.01%.

21. This maintains a  $\pm$  5% duty-cycle crystal, provided that OSCIN meets the recommended operating conditions for V<sub>IH</sub> and V<sub>IL</sub>.



SPWS034 - MARCH 1998



NOTE A: To represent the information in one illustration, nonactual phase and timebase characteristics are shown. Refer to specified parameters for precise information.

Figure 9. Power-Up, System Clocks, SYNCIN, and SRESET



#### memory-bus timing

 $t_{M}$  is the cycle time of one-eighth of a local-memory cycle (31.25 ns minimum for a 4-MHz local bus or 20.83 ns minimum for a 6-MHz local bus).

#### local-memory clocks, MAL, MROMEN, MBIAEN, NMI, MRESET, and address (see Figures 10 and 11)

NO.		MIN	MAX	UNIT
1	Period of MBCLK1 and MBCLK2	4t <sub>M</sub>		ns
2	Pulse duration, MBCLK1/MBCLK2 high	2t <sub>M</sub> –9		ns
3	Pulse duration, MBCLK1/MBCLK2 low	2t <sub>M</sub> –9		ns
4	Hold time, MBCLK2 low after MBCLK1 high	t <sub>M</sub> –9		ns
5	Hold time, MBCLK1 high after MBCLK2 high	t <sub>M</sub> –9		ns
6	Hold time, MBCLK2 high after MBCLK1 low	t <sub>M</sub> –9		ns
7	Hold time, MBCLK1 low after MBCLK2 low	t <sub>M</sub> –9		ns
8	Setup time, address/enable on MAX0, MAX2, and MROMEN before MBCLK1 no longer high	t <sub>M</sub> –9		ns
9	Setup time, row address on MADL0–MADL7, MAXPH, and MAXPL before MBCLK1 no longer high	t <sub>M</sub> -14		ns
10	Setup time, address on MADH0–MADH7 before MBCLK1 no longer high	t <sub>M</sub> -14		ns
11	Setup time, MAL high before MBCLK1 no longer high	13		ns
12	Setup time, address on MAX0, MAX2, and MROMEN before MBCLK1 no longer low	0.5t <sub>M</sub> –9		ns
13	Setup time, column address on MADL0–MADL7, MAXPH, and MAXPL before MBCLK1 no longer low	0.5t <sub>M</sub> –9		ns
14	Setup time, status on MADH0–MADH7 before MBCLK1 no longer low	0.5t <sub>M</sub> –9		ns
120	Setup time, NMI valid before MBCLK1 low	30		ns
121	Hold time, NMI valid after MBCLK1 low	0		ns
126	Delay time, MBCLK1 no longer low to MRESET valid	0	20	ns
129	Hold time, column address/status after MBCLK1 no longer low	t <sub>M</sub> -7		ns



<sup>+</sup> MBCLK1 and MBCLK2 have no timing relationship to OSCOUT. MBCLK1 and MBCLK2 can start on any OSCIN rising edge, depending on when the memory cycle starts execution.

#### Figure 10. Clock Waveforms After Clock Stabilization





Figure 11. Memory Bus – Local-Memory Clocks, MAL, MROMEN, MBIAEN, NMI, MRESET, and Address



#### memory-bus timing (continued)

 $t_M$  is the cycle time of one-eighth of a local-memory cycle (31.25 ns minimum for a 4-MHz local bus or 20.83 ns minimum for a 6-MHz local bus).

#### clocks, MRAS, MCAS, and MAL to address (see Figure 12)

NO.		MIN MAX	UNIT
15	Setup time, row address on MADL0–MADL7, MAXPH, and MAXPL before MRAS no longer high	1.5t <sub>M</sub> -11.5	ns
16	Hold time, row address on MADL0–MADL7, MAXPH, and MAXPL after MRAS no longer high	t <sub>M</sub> -6.5	ns
17	Delay time, MRAS no longer high to MRAS no longer high in the next memory cycle	8t <sub>M</sub>	ns
18	Pulse duration, MRAS low	4.5t <sub>M</sub> –5	ns
19	Pulse duration, MRAS high	3.5t <sub>M</sub> –5	ns
20	Setup time, column address (MADL0–MADL7, MAXPH, and MAXPL) and status (MADH0–MADH7) before MCAS no longer high	0.5t <sub>M</sub> –9	ns
21	Hold time, column address (MADL0–MADL7, MAXPH, and MAXPL) and status (MADH0–MADH7) after MCAS low	t <sub>M</sub> –5	ns
22	Hold time, column address (MADL0–MADL7, MAXPH, and MAXPL) and status (MADH0–MADH7) after MRAS no longer high	2.5t <sub>M</sub> -6.5	ns
23	Pulse duration, MCAS low	3t <sub>M</sub> –9	ns
24	Pulse duration, MCAS high, refresh cycle follows read or write cycle	2t <sub>M</sub> –9	ns
25	Hold time, row address on MAXL0–MAXL7, MAXPH, and MAXPL after MAL low	1.5t <sub>M</sub> –9	ns
26	Setup time, row address on MAXL0–MAXL7, MAXPH, and MAXPL before MAL no longer high	t <sub>M</sub> –9	ns
27	Pulse duration, MAL high	t <sub>M</sub> –9	ns
28	Setup time, address/enable on MAX0, MAX2, and MROMEN before MAL no longer high	t <sub>M</sub> –9	ns
29	Hold time, address/enable of MAX0, MAX2, and MROMEN after MAL low	1.5t <sub>M</sub> –9	ns
30	Setup time, address on MADH0–MADH7 before MAL no longer high	t <sub>M</sub> –9	ns
31	Hold time, address on MADH0–MADH7 after MAL low	1.5t <sub>M</sub> –9	ns



SPWS034 - MARCH 1998



Figure 12. Memory Bus – Clocks, MRAS, MCAS, and MAL to Address



SPWS034 - MARCH 1998

#### memory-bus timing (continued)

t<sub>M</sub> is the cycle time of one-eighth of a local-memory cycle (31.25 ns minimum for a 4-MHz local bus or 20.83 ns minimum for a 6-MHz local bus).

#### memory-bus read cycle (see Figure 13)

NO.		MIN	MAX	UNIT
32	Access time, address/enable valid on MAX0, MAX2, and MROMEN to valid data/parity		6t <sub>M</sub> -23	ns
33	Access time, address valid on MAXPH, MAXPL, MADH0–MADH7, and MADL0–MADL7 to valid data/parity		6t <sub>M</sub> -23	ns
35	Access time, MRAS low to valid data/parity		4.5t <sub>M</sub> -21.5	ns
36	Hold time, valid data/parity after MRAS no longer low	0		ns
37	Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0–MADH7 and MADL0–MADL7 after MRAS high (see Note 22)	2t <sub>M</sub> -10.5		ns
38	Access time, MCAS low to valid data/parity		3t <sub>M</sub> -23	ns
39	Hold time, valid data/parity after MCAS no longer low	0		ns
40	Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0–MADH7, and MADL0–MADL7 after MCAS high (see Note 22)	2t <sub>M</sub> -13		ns
41	Delay time, MCAS no longer high to MOE low		t <sub>M</sub> +13	ns
42	Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADL0–MADL7, and MADH0–MADH7 before MOE no longer high	0		ns
43	Access time, MOE low to valid data/parity		2t <sub>M</sub> -20	ns
44	Pulse duration, MOE low	2t <sub>M</sub> –9		ns
45	Delay time, MCAS low to MOE no longer low	3t <sub>M</sub> –9		ns
46	Hold time, valid data/parity in after MOE no longer low	0		ns
47	Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0–MADH7, and MADL0–MADL7 after MOE high (see Note 22)	2t <sub>M</sub> -15		ns
48	Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADL0–MADL7, and MADH0–MADH7, before MBEN no longer high	0		ns
48a	Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADL0–MADL7, and MADH0–MADH7 and before MBIAEN no longer high	0		ns
49	Access time, MBEN low to valid data/parity		2t <sub>M</sub> -25	ns
49a	Access time, MBIAEN low to valid data/parity		2t <sub>M</sub> -25	ns
50	Pulse duration, MBEN low	2t <sub>M</sub> -9		ns
50a	Pulse duration, MBIAEN low	2t <sub>M</sub> –9		ns
51	Hold time, valid data/parity after MBEN no longer low	0		ns
51a	Hold time, valid data/parity after MBIAEN no longer low	0		ns
52	Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0–MADH7, and MADL0–MADL7 after MBEN high (see Note 22)	2t <sub>M</sub> -15		ns
52a	Hold time, address in the h <u>igh-impe</u> dance state on MAXPH, MAXPL, MADH0–MADH7, and MADL0–MADL7 after MBIAEN high	2t <sub>M</sub> -15		ns
53	Hold time, MDDIR high after MBEN high, read follows write cycle	1.5t <sub>M</sub> -12		ns
54	Setup time, MDDIR low before MBEN no longer high	3t <sub>M</sub> –5		ns
55	Hold time, MDDIR low after MBEN high, write follows read cycle	3t <sub>M</sub> -12		ns

NOTE 22: The data/parity that exists on the address lines most likely will reach the high-impedance state some time later than the rising edge of MRAS, MCAS, MOE, or MBEN (between MIN and MAX of timing parameter 36) and will be a function of the memory being read. The MIN time given represents the time from the rising edge of MRAS, MCAS, MOE, or MBEN to the beginning of the next address, and does not represent the actual high-impedance period on the address bus.



SPWS034 - MARCH 1998







SPWS034 - MARCH 1998

#### memory-bus timing (continued)

t<sub>M</sub> is the cycle time of one-eighth of a local-memory cycle (31.25 ns minimum for a 4-MHz local bus or 20.83 ns minimum for a 6-MHz local bus).

#### memory-bus write cycle (see Figure 14)

NO.		MIN	MAX	UNIT
58	Setup time, MW low before MRAS no longer low	t <sub>M</sub>		ns
60	Setup time, MW low before MCAS no longer low	1.5t <sub>M</sub> –6.5		ns
63	Setup time, valid data/parity before MW no longer high	5.1		ns
64	Pulse duration, MW low	2.5t <sub>M</sub> –9		ns
65	Hold time, data/parity out valid after MW high	0.5t <sub>M</sub> –10.5		ns
66	Setup time, address valid on MAX0, MAX2, and MROMEN before MW no longer low	7t <sub>M</sub> -11.5		ns
67	Hold time, MRAS low to MW no longer low	5.5t <sub>M</sub> –9		ns
69	Hold time, MCAS low to MW no longer low	4t <sub>M</sub> -11.5		ns
70	Setup time, MBEN low before MW no longer high	1.5t <sub>M</sub> –13.5		ns
71	Hold time, MBEN low after MW high	0.5t <sub>M</sub> –6.5		ns
72	Setup time, MDDIR high before MBEN no longer high	2t <sub>M</sub> –9		ns
73	Hold time, MDDIR high after MBEN high	1.5t <sub>M</sub> –12		ns



SPWS034 - MARCH 1998







#### memory-bus timing (continued)

t<sub>M</sub> is the cycle time of one-eighth of a local-memory cycle (31.25 ns minimum for a 4-MHz local bus or 20.83 ns minimum for a 6-MHz local bus).

#### DRAM-refresh cycle (see Figure 15)

NO.		MIN	MAX	UNIT
15	Setup time, row address on MADL0–MADL7, MAXPH, and MAXPL before MRAS no longer high	1.5t <sub>M</sub> -11.5		ns
16	Hold time, row address on MADL0–MADL7, MAXPH, and MAXPL after MRAS no longer high	t <sub>M</sub> -6.5		ns
18	Pulse duration, MRAS low	4.5t <sub>M</sub> –5		ns
19	Pulse duration, MRAS high	3.5t <sub>M</sub> –5		ns
73a	Setup time, MCAS low before MRAS no longer high	1.5t <sub>M</sub> -11.5		ns
73b	Hold time, MCAS low after MRAS low	4.5t <sub>M</sub> -6.5		ns
73c	Setup time, MREF high before MCAS no longer high	14		ns
73d	Hold time, MREF high after MCAS high	t <sub>M</sub> –9		ns



Figure 15. Memory-Bus DRAM-Refresh Cycle

#### XMATCH and XFAIL timing (see Figure 16)

t<sub>M</sub> is the cycle time of one-eighth of a local-memory cycle (31.25 ns minimum for a 4-MHz local bus or 20.83 ns minimum for a 6-MHz local bus).

NO.		MIN	MAX	UNIT
127	Delay time, status bit 7 high to XMATCH and XFAIL recognized	7t <sub>M</sub>		ns
128	Pulse duration, XMATCH or XFAIL high	50		20
120	6-MHz local bus	30		ns
	MADH7 Status Bit 7 XMATCH XFAIL Figure 16. XMATCH and XFAIL	128	<u> </u>	



SPWS034 - MARCH 1998

#### token-ring timing

#### ring interface (see Figure 17)

NO.			MIN	TYP	MAX	UNIT
450	Deried of DCLK (and Note 22)	4 Mbit/s		125		
153	Period of RCLK (see Note 23)	16 Mbit/s		31.25		ns
4541	Dules duration DCLK law	4 Mbit/s nominal: 62.5 ns	46			
154L	Pulse duration, RCLK low	16 Mbit/s nominal: 15.625 ns	15			ns
45411	Dulas duration DCLK high	4 Mbit/s nominal: 62.5 ns	35			
154H	Pulse duration, RCLK high	16 Mbit/s nominal: 15.625 ns	8			ns
155	Setup time, RCVR valid before rising edge (1.8 V) of RCLK at 16	10			ns	
156	Hold time, RCVR valid after rising edge (1.8 V) of RCLK at 16 M	bit/s	1			ns
158L	Pedag departies, since have distant laws	4 Mbit/s	40			
TOOL	Pulse duration, ring-baud clock low	16 Mbit/s	8			ns
158H	Dulas duration, ring haud clock high	4 Mbit/s	40			
1001	Pulse duration, ring-baud clock high	16 Mbit/s	8			ns
105	Deried of OSCOLIT and DVTAL (and Note 22)	4 Mbit/s		125		
165	Period of OSCOUT and PXTAL (see Note 23)	16 Mbit/s (for PXTALIN only)	N only) 31.25			ns
	Tolerance of PXTAL input frequency (see Note 23)				±0.01	%

NOTE 23: This parameter is not tested but is required by the IEEE Std 802.5 specification.



Figure 17. Ring Interface



SPWS034 - MARCH 1998

#### transmitter timing (see Figure 18)

NO.			MIN	MAX	UNIT
159	<sup>t</sup> sk(DR)	Delay time, DRVR+ rising edge (1.8 V) to DRVR– falling edge (1 V) or DRVR+ falling edge (1 V) to DRVR– rising edge (1.8 V)		±2	ns
160	<sup>t</sup> d(DR)H <sup>†</sup>	Delay time, RCLK (or PXTAL) falling edge (1 V) to DRVR+ rising edge (1.8 V)	See Note 24		ns
161	<sup>t</sup> d(DR)L <sup>†</sup>	Delay time, RCLK (or PXTAL) falling edge (1 V) to DRVR+ falling edge (1 V)	See No	ote 24	ns
162	<sup>t</sup> d(DRN)H <sup>†</sup>	Delay time, RCLK (or PXTAL) falling edge (1 V) to DRVR- falling edge (1 V)	See No	ote 24	ns
163	<sup>t</sup> (DRN)L <sup>†</sup>	Delay time, RCLK (or PXTAL) falling edge (1 V) to DRVR- rising edge (1.8 V)	See Note 24		ns
164	DRVR+/DRVR– asymmetry	$\frac{t_{d(DR)L} + t_{d(DRN)H}}{2} - \frac{t_{d(DR)H} + t_{d(DRN)L}}{2}$		±1.5	ns

<sup>†</sup>When in active-monitor mode, the clock source is PXTAL; otherwise, the clock source is either RCLK or PXTAL.

NOTE 24: This parameter is not tested to a minimum or a maximum, but is measured and used as a component required for parameter 164.



Figure 18. Skew and Asymmetry From RCLK or PXTAL to DRVR+ and DRVR-



#### 80x8x DIO timing

#### 80x8x DIO read cycle (see Figure 19)

NO.		25-MHZ	OPERATION	33-MHZ	OPERATION	UNIT
NO.		MIN	MAX	MIN	MAX	UNIT
255	Delay time, SRDY low to either SCS or SRD high	15		15		ns
256	Pulse duration, SRAS high	30		30		ns
259†	Hold time, SAD in the high-impedance state after SRD low (see Note 25)	0		0		ns
260	Setup time, SADH <u>0-SA</u> DH7, SADL0-SADL7, SPH, and SPL valid before SRDY low	0		0		ns
261†	Delay time, SRD or SCS high to SAD in the high-impedance state (see Note 25)		35		35	ns
261a	Hold time, output data valid after SRD or SCS high (see Note 25)	0		0		ns
264	Setup time, SRSX, SRS0–SRS2, SCS, and SBHE valid to SRAS no longer high (see Note 26)	30		30		ns
265	Hold time, SRSX, SRS0–SRS2, SCS, and SBHE valid after SRAS low	10		10		ns
266a	Setup time, SRAS high to SRD no longer high (see Note 26)	15		15		ns
267‡	Setup time, SRSX, SRS0–SRS2 valid before SRD no longer high (see Note 25)	15		15		ns
268	Hold time, SRSX, SRS0–SRS2 valid after SRD no longer low (see Note 26)	0		0		ns
272a	Setup time, SRD, SWR, and SIACK high from previous cycle to SRD no longer high	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
273a	Hold time, SRD, SWR, and SIACK high after SRD high	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
275	Delay time, SRD and SWR, or SCS high to SRDY high (see Note 25)	0	25	0	25	ns
279†	Delay time, SRD and SWR, high to SRDY in the high-impedance state	0	<sup>t</sup> c(SCK)	0	<sup>t</sup> c(SCK)	ns
282a	Delay time, SDBEN low to SRDY low in a read cycle	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns
282R	Delay time, SRD low to SDBEN low (see <i>TMS380 Second</i> <i>Generation Token-Ring User's Guide</i> , literature number SPWU005, subsection 3.4.1.1.1), provided previous cycle completed	0	<sup>t</sup> c(SCK)+3	0	<sup>t</sup> c(SCK)+3	ns
283R	Delay time, SRD high to SDBEN high (see Note 25)	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns
286	Pulse duration, SRD high between DIO accesses (see Note 25)	<sup>t</sup> c(SCK)	· ·	<sup>t</sup> c(SCK)		ns

<sup>†</sup> This specification is provided as an aid to board design.

<sup>‡</sup> It is the later of SRD and SWR or SCS low that indicates the start of the cycle.

NOTES: 25. The inactive chip-select is SIACK in DIO-read and DIO-write cycles; SCS is the inactive chip-select in interrupt-acknowledge cycles.

26. In 80x8x mode, SRAS can be used to strobe the values of SBHE, SRSX, SRS0–SRS2, and SCS. When used to do so, SRAS must meet parameter 266a, and SBHE, SRS0–SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.



SPWS034 – MARCH 1998



<sup>†</sup> In 80x8x mode, SRAS can be used to strobe the values of SBHE, SRSX, SRS0–SRS2, and SCS. When used to do so, SRAS must meet parameter 266a; SBHE, SRS0–SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.

<sup>‡</sup> When the TMS380C30A begins to drive SDBEN inactive, it has already latched the write data internally. Parameter 263 must be met to the input of the data buffers.

§ In 8-bit 80x8x-mode DIO reads, the SADH0–SADH7 contain don't-care data.

Figure 19. 80x8x DIO Read Cycle



SPWS034 - MARCH 1998

#### 80x8x DIO write cycle (see Figure 20)

NO.			25-MHZ	OPERATION	33-MHZ	OPERATION	UNIT
NU.			MIN	MAX	MIN	MAX	UNIT
255	Delay time, SRDY low to either SCS or SW	/R high	15		15		ns
256	Pulse duration, SRAS high		30		30		ns
262	Setup time, SADH0–SADH7, SADL0–SAD SPL valid before SCS or SWR no longer lo		15		15		ns
263	Hold time, SAD <u>H0</u> –SAD <u>H7,</u> SADL0–SADL SPL valid after SCS or SWR high	7, SPH, and	15		15		ns
264	Setup time, SRSX, SRS0–SRS2, SCS, and SBHE to SRAS no longer high (see Note 2		30		30		ns
265	Hold time, SRSX, SRS0–SRS2, SCS, and	SBHE after SRAS low	10		10		ns
266a	Setup time, SRAS high to SWR no longer h	nigh (see Note 25)	15		15		ns
267†	Setup time, SRSX, SRS0–SRS2 before SV (see Note 25)	VR no longer high	15		15		ns
268	Hold time, SRSX, SRS0–SRS2 valid after (see Note 26)	SWR no longer low	0		0		ns
272a	Setup time, SRD, SWR, and SIACK high fr SWR no longer high	om previous cycle to	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
273a	Hold time, SRD, SWR, and SIACK high aft	er SWR high	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
276	Delay time, SRDY low in the first DIO acce SRDY low in the immediately following acc <i>TMS380 Second-Generation Token-Ring L</i> number SPWU005, subsection 3.4.1.1.1)	ess to the SIF (see		4000		4000	ns
275	Delay time, SWR or SCS high to SRDY hig	h (see Note 25)	0	25	0	25	ns
279‡	Delay time, SWR high to SRDY in the high	-impedance state	0	<sup>t</sup> c(SCK)	0	<sup>t</sup> c(SCK)	ns
280	Delay time, SWR low to SDDIR low (see N	ote 25)	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns
282b	Delay time, SDBEN low to SRDY low (see TMS380 Second Generation	If SIF register is ready (no waiting required)	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	
2820	<i>Token-Ring User's Guide</i> , literature number SPWU005, subsection 3.4.1.1.1)	If SIF register is not ready (waiting required)	0	4000	0	4000	ns
282W	Delay time, SDDIR low to SDBEN low		0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns
283W	Delay time, SCS or SWR high to SDBEN n	o longer low	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns
286	Pulse duration, SWR high between DIO ac	cesses (see Note 25)	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns

<sup>†</sup> It is the later of SRD and SWR or SCS low that indicates the start of the cycle.

<sup>‡</sup>This specification is provided as an aid to board design.

NOTES: 25. The inactive chip-select is SIACK in DIO-read and DIO-write cycles; SCS is the inactive chip-select in interrupt-acknowledge cycles. 26. In 80x8x mode, SRAS can <u>be used</u> to strobe the values of SBHE, SRSX, SRS0–SRS2, and SCS. When used to do so, SRAS must meet parameter 266a, and SBHE, SRS0-SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.





<sup>†</sup> When the TMS380C30A begins to drive SDBEN inactive, it has already latched the write data internally. Parameter 263 must be met to the input of the data buffers.

<sup>‡</sup> In 8-bit 80x8x-mode DIO writes, the value placed on SADH0–SADH7 is a don't care.

#### Figure 20. 80x8x DIO Write Cycle



#### 80x8x interrupt-acknowledge-cycle timing

#### first SIACK pulse (see Figure 21)

NO.	NO.		25-MHZ OPERATION		33-MHZ OPERATION	
		MIN	MAX	MIN	MAX	
286	Pulse duration, SIACK high between DIO accesses (see Note 25)	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
287	Pulse duration, SIACK low on first pulse of two pulses	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns

NOTE 25. The inactive chip-select is SIACK in DIO-read and DIO-write cycles; SCS is the inactive chip-select in interrupt-acknowledge cycles.



Figure 21. 80x8x Interrupt-Acknowledge Cycle – First SIACK Pulse

#### second SIACK pulse (see Figure 22)

NO		25-MHZ	OPERATION	33-MHZ	OPERATION	
NO.		MIN	MAX	MIN	MAX	UNIT
255	Delay time, SRDY low to SCS high	15		15		ns
259†	Hold time, SAD in the high-impedance state after SIACK low (see Note 25)	0		0		ns
260	Setup time, output data valid before SRDY low	0		0		ns
261†	Delay time, SIACK high to SAD in the high-impedance state (see Note 25)		35		35	ns
261a	Hold time, output data valid after SIACK high (see Note 25)	0		0		ns
272a	Setup time, inactive data strobe high to SIACK no longer high	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
273a	Hold time, inactive data strobe high after SIACK high	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
275	Delay time, SIACK high to SRDY high (see Note 25)	0	25	0	25	ns
276	Delay time, SRDY low in the first DIO access to the SIF register to SRDY low in the immediately following access to the SIF		4000		4000	ns
279†	Delay time, SIACK high to SRDY in the high-impedance state	0	<sup>t</sup> c(SCK)	0	<sup>t</sup> c(SCK)	ns
282a	Delay time, SDBEN low to SRDY low in a read cycle	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns
282R	Delay time, SIACK low to SDBEN low (see <i>TMS380 Second</i> <i>Generation Token-Ring User's Guide</i> , literature number SPWU005, subsection 3.4.1.1.1), provided previous cycle completed	0	<sup>t</sup> c(SCK)+3	0	<sup>t</sup> c(SCK)+3	ns
283R	Delay time, SIACK high to SDBEN high (see Note 25)	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns

<sup>†</sup>This specification is provided as an <u>aid to board design</u>.

NOTE 25. The inactive chip-select is SIACK in DIO-read and DIO-write cycles; SCS is the inactive chip-select in interrupt-acknowledge cycles.



SPWS034 - MARCH 1998



TRDY is an active-low bus-ready signal. It must be asserted before data output.
 In 8-bit 80x8x-mode DIO writes, the value placed on SADH0–SADH7 is a don't care.

#### Figure 22. 80x8x Interrupt-Acknowledge Cycle – Second SIACK Pulse



#### 80x8x-mode bus-arbitration timing

#### 80x8x-mode bus arbitration - SIF takes control (see Figure 23)

NO.			Z ON	33-MHZ OPERATI	-	UNIT
		MIN	MAX	MIN	MAX	
208a	Setup time, asynchronous signal SBBSY and SHLDA before SBCLK no longer high to assure recognition on that cycle	10		10		ns
208b	Hold time, asynchronous signal SBBSY and SHLDA after SBCLK low to assure recognition on that cycle	10		10		ns
212	Delay time, SBCLK low to SADH0–SADH7, SADL0–SADL7, SPH, and SPL valid		20		20	ns
224a	Delay time, SBCLK low in cycle I2 to SOWN low	0	20	0	15	ns
224c	Delay time, SBCLK low in cycle I2 to SDDIR low in DMA read		28		23	ns
230	Delay time, SBCLK high to SHRQ high		20		15	ns
241	Delay time, SBCLK high in TX cycle to SRD and SWR high, bus acquisition		25		25	ns
241a	Hold time, SRD and SWR in the high-impedance state after SOWN low, bus acquisition	<sup>t</sup> c(SCK)-15		<sup>t</sup> c(SCK)–15		ns



<sup>†</sup> While the system interface DMA controls are active (that is, SOWN is asserted), the SCS input is disabled.

Figure 23. 80x8x-Mode Bus Arbitration – SIF Takes Control



SPWS034 – MARCH 1998

#### 80x8x-mode DMA timing

#### 80x8x-mode DMA read cycle (see Figure 24)

NO.		25-MHZ OPERATIO		33-MHZ OPERATIO		UNIT
		MIN	MAX	MIN	MAX	
205	Setup time, SADL0–SADL7, SADH0–SADH7, SPH, and SPL valid before SBCLK in T3 cycle no longer high	10		10		ns
206	Hold time, SADL0–SADL7, SADH0–SADH7, SPH, and SPL valid after SBCLK low in T4 cycle if parameters 207a and 207b not met	10		10		ns
207a	Hold time, SADL0–SADL7, SADH0–SADH7, SPH, and SPL valid after SRD high	0		0		ns
207b	Hold time, SADL0–SADL7, SADH0–SADH7, SPH, and SPL valid after SDBEN no longer low	0		0		ns
208a	Setup time, asynchronous signal SRDY before SBCLK no longer high to assure recognition on this cycle	10		10		ns
208b	Hold time, asynchronous signal SRDY after SBCLK low to assure recognition on this cycle	10		10		ns
212	Delay time, SBCLK low to address valid		20		20	ns
214	Delay time, SBCLK low in T1 cycle to SADH0–SADH7, SADL0–SADL7, SPH, and SPL in the high-impedance state		20		15	ns
216	Delay time, SBCLK high to SALE or SXAL high		20		20	ns
216a	Hold time, SALE or SXAL low after SRD high	0		0		ns
217	Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle	0	25	0	25	ns
218	Hold time, SADH0–SADH7, SADL0–SADL7, SPH, and SPL valid after SALE or SXAL low	5		5		ns
223R	Delay time, SBCLK low in T4 cycle to SRD high (see Note 27)	0	16	0	11	ns
225R	Delay time, SBCLK low in T4 cycle to SDBEN high		16		11	ns
226	Delay time, SADH0–SADH7, SADL0–SADL7, SPH, and SPL in the high-impedance state to SRD low	0		0		ns
227R	Delay time, SBCLK low in T2 cycle to SRD low	0	15	0	15	ns
229	Hold time, SADH0–SADH7, SADL0–SADL7, SPH, and SPL in the high-impedance state after SBCLK low in T1 cycle	0		0		ns
231	Pulse duration, SRD low	2t <sub>c(SCK)</sub> -25		2t <sub>c(SCK)</sub> -25		ns
233	Setup time, SADH0–SADH7, SADL0–SADL7, SPH, and SPL valid before SALE, SXAL no longer high	10		10		ns
237R	Delay time, SBCLK high in the T2 cyle to SDBEN low		16		11	ns
247	Setup time, data valid before SRDY low if parameter 208a not met	0		0		ns

NOTE 27: While the system-interface DMA controls are active (that is, SOWN is asserted), SCS is disabled.





<sup>†</sup> In 8-bit 80x8x mode, SBHE/SRNW is a don't care input during DIO and an inactive (high) output during DMA.

<sup>‡</sup> Motorola-style bus slaves hold SDTACK active until the bus master deasserts SAS.

§ In 8-bit 80x8x mode, the most significant byte of the address is maintained on SADH for T2, T3, and T4. The address is maintained according to parameter 221; that is, held after T4 high.

¶ If parameter 208A is not met, then valid data must be present before SRDY goes low.

Figure 24. 80x8x-Mode DMA Read Cycle



SPWS034 - MARCH 1998

#### 80x8x-mode DMA write cycle (see Figure 25)

NO.		25-MHZ OPERATIO	-	33-MHZ OPERATIO		UNIT
		MIN	MAX	MIN	MAX	
208a	Setup time, asynchronous signal SRDY before SBCLK no longer high to assure recognition on that cycle	10		10		ns
208b	Hold time, asynchronous signal SRDY after SBCLK low to assure recognition on that cycle	10		10		ns
212	Delay time, SBCLK low to SADH0–SADH7, SADL0–SADL7, SPH, and SPL valid		20		20	ns
216	Delay time, SBCLK high to SALE or SXAL high		20		20	ns
216a	Hold time, SALE or SXAL low after SWR high	0		0		ns
217	Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle	0	25	0	25	ns
218	Hold time, address valid after SALE, SXAL low	5		5		ns
219	Delay time, SBCLK low in T2 cycle to output data and parity valid		29		29	ns
221	Hold time, SADH0–SADH7, SADL0–SADL7, SPH, and SPL valid after SWR high	t <sub>c(SCK)</sub> -12		t <sub>c(SCK)</sub> -12		ns
223W	Delay time, SBCLK low to SWR high	0	16	0	11	ns
225W	Delay time, SBCLK high in T4 cycle to SDBEN high		16		11	ns
225WH	Hold time, SDBEN low after SWR, SUDS, and SLDS high	t <sub>c(SCK)</sub> /2-7		t <sub>c(SCK)</sub> /2-7		ns
227W	Delay time, SBCLK low in T2 cycle to SWR low	0	20	0	15	ns
233	Setup time, SADH0–SADH7, SADL0–SADL7, SPH, and SPL valid before SALE, SXAL no longer high	10		10		ns
237W	Delay time, SBCLK high in T1 cycle to SDBEN low		16		11	ns







<sup>†</sup> In cycle-steal mode, state TX is present on every system bus transfer. In burst mode, state TX is present on the first bus transfer and whenever the increment of the DMA address register carries beyond the least significant 16 bits.

<sup>‡</sup> In 8-bit 80x8x mode, SBHE/SRNW is a don't care input during DIO and an inactive (high) output during DMA.

§ In 8-bit 80x8x mode, the most significant byte of the address is maintained on SADH for T2, T3, and T4. The address is maintained according to parameter 221; that is, held after T4 high.

Figure 25. 80x8x-Mode DMA Write Cycle



SPWS034 - MARCH 1998

#### 80x8x-mode bus arbitration – SIF returns control (see Figure 26)

NO.		25-MHZ OPERATION		33-MHZ OPERATION		UNIT
		MIN	MAX	MIN	MAX	
220	Delay time, SBCLK low in I1 cycle to SADH0–SADH7, SADL0–SADL7, SPL, SPH, SRD, and SWR in the high-impedance state		35		35	ns
223b	Delay time, SBCLK low in I1 cycle to SBHE in the high-impedance state		45		45	ns
224b	Delay time, SBCLK low in cycle I2 to SOWN high	0	20	0	15	ns
224d	Delay time, SBCLK low in cycle I2 to SDDIR high		27		22	ns
230	Delay time, SBCLK high in cycle I1 to SHRQ low		20		15	ns
240	Setup time, SRD, SWR, and SBHE in the high-impedance state before SOWN no longer low	0		0		ns



<sup>†</sup> In 80x8x mode, the system interface deasserts SHRQ on the rising edge of SBCLK following the T4 state of the last system bus transfer it controls. In 68xxx mode, the system interface deasserts SBRQ on the rising edge of SBCLK in state T2 of the first system bus transfer it controls. <sup>‡</sup>While the system-interface DMA controls are active (that is, SOWN is asserted), SCS is disabled.

#### Figure 26. 80x8x-Mode Bus Arbitration – SIF Returns Control



SPWS034 - MARCH 1998

#### 80x8x-mode bus-release timing (see Figure 27)

NO.		25-MHZ OPERATION		33-MHZ OPERATION		UNIT
		MIN	MAX	MIN	MAX	
208a	Setup time, asynchronous input $\overline{\mbox{SBRLS}}$ low before SBCLK no longer high to assure recognition	10		10		ns
208b	Hold time, asynchronous input SBRLS low after SBCLK low to assure recognition	10		10		ns
208c	Hold time, SBRLS low after SOWN high	0		0		ns



<sup>†</sup> Unless otherwise specified, for all signals specified as a maximum delay from the end of an SBCLK transition to the signal valid, the signal is also specified to hold its previous value (including high impedance) until the start of that SBCLK transition.

<sup>‡</sup> The system interface ignores the assertion of SBRLS if it does not own the system bus. If it does own the bus, when it detects the assertion of SBRLS, it completes any internally started DMA cycle and relinquishes control of the bus. If no DMA transfer has started internally, the system interface releases the bus before starting another.

#### Figure 27. 80x8x-Mode Bus Release



SPWS034 - MARCH 1998

#### 68xxx DIO timing

#### 68xxx DIO read cycle (see Figure 28)

NO.		25-MHZ	OPERATION	33-MHZ	OPERATION	UNIT
NO.		MIN	MAX	MIN	MAX	UNIT
255	Delay time, SDTACK low to either SCS, SUDS, or SLDS high	15		15		ns
259†	Hold time, SAD in the high-impedance state after SUDS or SLDS low (see Note 25)	0		0		ns
260	Setup time, SADH0–SADH7, SADL0–SADL7, SPH, and SPL valid before SDTACK low	0		0		ns
261†	Delay time, SCS, SUDS, or SLDS high to SADH0–SADH7, SADL0–SADL7, SPH, and SPL in the high-impedance state (see Note 25)		35		35	ns
261a	Hold time, output data valid after SUDS or SLDS no longer low (see Note 25)	0		0		ns
267	Setup time, register address before SUDS or SLDS no longer high (see Note 25)	15		15		ns
268	Hold time, register address valid after SUDS or SLDS no longer low (see Note 26)	0		0		ns
272	Setup time, SRNW before SUDS or SLDS no longer high (see Note 25)	12		12		ns
273	Hold time, SRNW after SUDS or SLDS high	0		0		ns
273a	Hold time, SIACK high after SUDS or SLDS high	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
275	Delay time, SCS, SUDS, or SLDS high to SDTACK high (see Note 25)	0	25	0	25	ns
276	Delay time, SDTACK low in the first DIO access to the SIF register to SDTACK low in the immediately following access to the SIF		4000		4000	ns
279†	Delay time, SUDS or SLDS high to SDTACK in the high-impedance state	0	<sup>t</sup> c(SCK)	0	<sup>t</sup> c(SCK)	ns
282a	Delay time, SDBEN low to SDTACK low	0	tc(SCK)/2+4	0	t <sub>c(SCK)</sub> /2+4	ns
282R	Delay time, SUDS or SLDS low to SDBEN low (see <i>TMS380</i> Second Generation Token-Ring User's Guide, literature number SPWU005, subsection 3.4.1.1.1), provided the previous cycle completed	0	<sup>t</sup> c(SCK) <sup>+3</sup>	0	<sup>t</sup> c(SCK) <sup>+3</sup>	ns
283R	Delay time, SUDS or SLDS high to SDBEN high (see Note 25)	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns
286	Pulse duration, SUDS or SLDS high between DIO accesses (see Note 26)	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns

<sup>†</sup> This specification is provided as an aid to board design.

 NOTES: 25. The inactive chip-select is SIACK in DIO-read and DIO-write cycles; SCS is the inactive chip-select in interrupt-acknowledge cycles.
 26. In 80x8x mode, SRAS can be used to strobe the values of SBHE, SRSX, SRS0–SRS2, and SCS. When used to do so, SRAS must meet parameter 266a, and SBHE, SRS0–SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.



SPWS034 - MARCH 1998



<sup>+</sup> SDTACK is an active-low bus-ready signal. It must be asserted before data output.

Figure 28. 68xxx DIO Read Cycle



SPWS034 - MARCH 1998

#### 68xxx DIO write cycle (see Figure 29)

NO.			25-MHZ	OPERATION	33-MHZ	OPERATION	UNIT
NO.			MIN	MAX	MIN	MAX	UNIT
255	Delay time, SDTACK low to either SCS, SL	JDS, or SLDS high	15		15		ns
262	Setup time, write data valid before SUDS o	or SLDS no longer low	15		15		ns
263	Hold time, write data valid after SUDS or S	LDS high	15		15		ns
267†	Setup time, register address before SUDS (see Note 25)	or SLDS no longer high	15		15		ns
268	Hold time, register address valid after SUD (see Note 26)	S or SLDS no longer low	0		0		ns
272	Setup time, SRNW before SUDS or SLDS (see Note 25)	no longer high	12		12		ns
272a	Setup time, inactive SUDS or SLDS high to longer high	o active data strobe no	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
273	Hold time, SRNW after SUDS or SLDS hig	h	0		0		ns
273a	Hold time, inactive SUDS or SLDS high after	er active data strobe high	tc(SCK)		<sup>t</sup> c(SCK)		ns
275	Delay time, SCS, SUDS, or SLDS high to S (see Note 25)	SDTACK high	0	25	0	25	ns
276	Delay time, SDTACK low in the first DIO ac to SDTACK low in the immediately following			4000		4000	ns
279‡	Delay time, SUDS or SLDS high to SDTAC state	K in the high-impedance	0	<sup>t</sup> c(SCK)	0	<sup>t</sup> c(SCK)	ns
280	Delay time, SUDS or SLDS low to SDDIR I	low (see Note 25)	0	tc(SCK)/2+4	0	t <sub>c(SCK)</sub> /2+4	ns
282b	Delay time, SDBEN low to SDTACK low (see TMS380 Second Generation	If SIF register is ready (no waiting required)	0	<sup>t</sup> c(SCK)/2+4	0	<sup>t</sup> c(SCK) <sup>/2+4</sup>	20
2020	<i>Token-Ring User's Guide,</i> literaure number SPWU005, subsection 3.4.1.1.1)	If SIF register is not ready (waiting required)	0	4000	0	4000	ns
282W	Delay time, SDDIR low to SDBEN low		0	tc(SCK)/2+4	0	t <sub>c(SCK)</sub> /2+4	ns
283W	Delay time, SUDS or SLDS high to SDBEN	I no longer low	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns
286	Pulse duration, SUDS or SLDS high betwe (see Note 25)	en DIO accesses	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns

<sup>†</sup> It is the later of SRD and SWR or SCS low that indicates the start of the cycle.

<sup>‡</sup>This specification is provided as an aid to board design.

NOTES: 25. The inactive chip-select is SIACK in DIO-read and DIO-write cycles; SCS is the inactive chip-select in interrupt-acknowledge cycles.
 26. In 80x8x mode, SRAS can be used to strobe the values of SBHE, SRSX, SRS0–SRS2, and SCS. When used to do so, SRAS must meet parameter 266a, and SBHE, SRS0–SRS2, and SCS must meet parameter 266a, and SBHE, SRS0–SRS2, and SCS must meet parameter 264. If SRAS is strapped high, parameters 266a and 264 are irrelevant and parameter 268 must be met.



SPWS034 - MARCH 1998



- <sup>†</sup> For 68xxx mode, skew between SLDS and SUDS must not exceed 10 ns. Provided this limitation is observed, all events referenced to a data strobe edge use the later occurring edge. Events defined by two data strobes, edges, such as parameter 286, are measured between latest and earlier edges.
- <sup>‡</sup> When the TMS380C25 begins to drive SDBEN inactive, it has already latched the write data internally. Parameter 263 must be met to the input of the data buffers.

\$ SDTACK is an active-low bus ready signal. It must be asserted before data output.

#### Figure 29. 68xxx DIO Write Cycle



SPWS034 - MARCH 1998

#### 68xxx interrupt-acknowledge-cycle timing (see Figure 30)

NO		25-MHZ	OPERATION	33-MHZ	OPERATION	
NO.		MIN	MAX	MIN	MAX	UNIT
255	Delay time, SDTACK low to either SCS or SUDS, or SIACK high	15		15		ns
259†	Hold time, SAD in the high-impedance state after SIACK no longer high (see Note 25)	0		0		ns
260	Setup time, output data valid before SDTACK no longer high	0		0		ns
261†	Delay time, SIACK high to SAD in the high-impedance state (see Note 25)		35		35	ns
261a	Hold time, output data valid after SCS or SIACK no longer low (see Note 25)	0		0		ns
267‡	Setup time, register address before SIACK no longer high (see Note 25)	15		15		ns
272a	Setup time, inactive high SIACK to active data strobe no longer high	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
273a	Hold time, inactive SRNW high after active data strobe high	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns
275	Delay time, SCS or SRNW high to SDTACK high (see Note 25)	0	25	0	25	ns
276	Delay time, SDTACK low in the first DIO access to the SIF register to SDTACK low in the immediately following access to the SIF	0	4000	0	4000	ns
279†	Delay time, SIACK high to SDTACK in the high-impedance state	0	<sup>t</sup> c(SCK)	0	<sup>t</sup> c(SCK)	ns
282a	Delay time, SDBEN low to SDTACK low in a read cycle	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns
282R	Delay time, SIACK low to SDBEN low (see <i>TMS380 Second</i> <i>Generation Token-Ring User's Guide</i> , literature number SPWU005, subsection 3.4.1.1.1), provided the previous cycle completed	0	<sup>t</sup> c(SCK)+3	0	<sup>t</sup> c(SCK)+3	ns
283R	Delay time, SIACK high to SDBEN high (see Note 25)	0	t <sub>c(SCK)</sub> /2+4	0	t <sub>c(SCK)</sub> /2+4	ns
286	Pulse duration, SIACK high between DIO accesses (see Note 25)	<sup>t</sup> c(SCK)		<sup>t</sup> c(SCK)		ns

<sup>†</sup> This specification is provided as an aid to board design.
<sup>‡</sup> It is the later of SRD and SRD or SCS low that indicates the start of the cycle.
NOTE 25. The inactive chip-select is SIACK in DIO-read and DIO-write cycles; SCS is the inactive chip-select in interrupt-acknowledge cycles.



SPWS034 - MARCH 1998



<sup>†</sup> SDTACK is an active-low bus ready signal. It must be asserted before data output.

‡ Internal logic drives SDTACK high and verifies that it has reached a valid-high level before making it a 3-state signal.

Figure 30. 68xxx Interrupt-Acknowledge Cycle



SPWS034 - MARCH 1998

#### 68xxx-mode bus-arbitration timing

### 68xxx-mode bus arbitration – SIF takes control (see Figure 31)

NO.		25-MHZ OPERATION		33-MHZ OPERATI	UNIT	
		MIN	MAX	MIN	MAX	
208a	Setup time, asynchronous input SBGR before SBCLK no longer high to assure recognition on this cycle	10		10		ns
208b	Hold time, asynchronous input SBGR after SBCLK low to assure recognition on this cycle	10		10		ns
212	Delay time, SBCLK low to address valid	0	20	0	20	ns
224a	Delay time, SBCLK low in cycle I2 to SOWN low (see Note 28)	0	20	0	15	ns
224c	Delay time, SBCLK low in cycle I2 to SDDIR low in DMA read		28		23	ns
230	Delay time, SBCLK high to either SHRQ low or SBRQ high		20		15	ns
241	Delay time, SBCLK high in TX cycle to SUDS and SLDS high		25		25	ns
241a	Hold time, SUDS, SLDS, SRNW, and SAS in the high-impedance state after SOWN low, bus aquisition	<sup>t</sup> c(SCK–15)		<sup>t</sup> c(SCK–15)		ns

NOTE 28. Motorola-style bus slaves hold SDTACK active until the bus master deasserts SAS.



SPWS034 - MARCH 1998



<sup>†</sup> In 80x8x mode, the system interface deasserts SHRQ on the rising edge of SBCLK following the T4 state of the last system-bus transfer it controls. In 68xxx mode, the system interface deasserts SBRQ on the rising edge of SBCLK in state T2 of the first system-bus transfer it controls.

<sup>‡</sup>While the system-interface DMA controls are active (that is, SOWN is asserted), the SCS input is disabled.

Figure 31. 68xxx-Mode Bus Arbitration – SIF Takes Control



SPWS034 – MARCH 1998

#### 68xxx-mode DMA timing

#### 68xxx-mode DMA read cycle (see Figure 32)

NO		25-MHZ OPER	ATION	33-MHZ OPER	ATION	UNIT
NO.		MIN	MAX	MIN	MAX	UNIT
205	Setup time, input data valid before SBCLK in T3 cycle no longer high	10		10		ns
206	Hold time, input data valid after SBCLK low in T4 cycle if parameters 207a and 207b not met	10		10		ns
207a	Hold time, input data valid after data strobe no longer low	0		0		ns
207b	Hold time, input data valid after SDBEN no longer low	0		0		ns
208a	Setup time, asynchronous input SDTACK before SBCLK no longer high to assure recognition on this cycle	10		10		ns
208b	Hold time, asynchronous input SDTACK after SBCLK low to assure recognition on this cycle	10		10		ns
209	Pulse duration, $\overline{SAS}$ , $\overline{SUDS}$ , and $\overline{SLDS}$ high	<sup>t</sup> c(SCK)+ <sup>t</sup> w(SCKL) <sup>-18</sup>		<sup>t</sup> c(SCK)+ <sup>t</sup> w(SCKL) <sup>-18</sup>		ns
210	Delay time, SBCLK high in T2 cycle to SUDS and SLDS active		16		11	ns
212	Delay time, SBCLK low to address valid		20		20	ns
214	Delay time, SBCLK low in T2 cycle to SAD high impedance		20		15	ns
216	Delay time, SBCLK high to SALE or SXAL high		20		20	ns
216a	Hold time, SALE or SXAL low after SUDS and SAS high	0		0		ns
217	Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle	0	25	0	25	ns
218	Hold time, address valid after SALE, SXAL low	5		5		ns
222	Delay time, SBCLK high to SAS low		20		15	ns
223R	Delay time, SBCLK low in T4 cycle to SUDS, SLDS, and SAS high (see Note 27)	0	16	0	11	ns
225R	Delay time, SBCLK low in T4 cycle to SDBEN high		16		11	ns
229	Hold time, SAD in the high-impedance state after SBCLK low in T4 cycle	0		0		ns
233	Setup time, address valid before SALE or SXAL no longer high	10		10		ns
233a	Setup time, address valid before SAS no longer high	tw(SCKL)-15		tw(SCKL)-15		ns
237R	Delay time, SBCLK high in the T2 cycle to SDBEN low		16	· · · · ·	11	ns
247	Setup time, data valid before SDTACK low if parameter 208a not met	0		0		ns

NOTE 27: While the system-interface DMA controls are active (that is, SOWN is asserted), SCS is disabled.





<sup>†</sup> On a read cycle, the read strobe remains active until the internal sample of incoming data is completed. Input data may be removed when either the read strobe or SDBEN becomes inactive.

<sup>‡</sup> If parameter 208a is not met, then valid data must be present before SDTACK goes low.

§ Motorola-style bus slaves hold SDTACK active until the bus master deasserts SAS.

 $\P$  All V<sub>SS</sub> pins should be routed to minimize inductance to system ground.

#### Figure 32. 68xxx-Mode DMA Read Cycle



SPWS034 – MARCH 1998

#### 68xxx-mode DMA write cycle (see Figure 33)

NO.		25-MHZ OPER	ATION	33-MHZ OPER	UNIT	
NO.		MIN	MAX	MIN	MAX	UNIT
208a	Setup time, asynchronous input SDTACK before SBCLK no longer high to assure recognition on this cycle	10		10		ns
208b	Hold time, asynchronous input SDTACK after SBCLK low to assure recognition on this cycle	10		10		ns
209	Pulse duration, SAS, SUDS, and SLDS high	<sup>t</sup> c(SCK)+ <sup>t</sup> w(SCKL) <sup>-18</sup>		<sup>t</sup> c(SCK)+ <sup>t</sup> w(SCKL) <sup>-18</sup>		ns
211	Delay time, SBCLK high in T2 cycle to SUDS and SLDS active		25		25	ns
211a	Delay time, output data valid to SUDS and SLDS no longer high	tw(SCKL)-15		tw(SCKL)-15		ns
212	Delay time, SBCLK low to address valid		20		20	ns
216	Delay time, SBCLK high to SALE or SXAL high		20		20	ns
216a	Hold time, SALE or SXAL low after SUDS and SAS high	0		0		ns
217	Delay time, SBCLK high to SXAL low in the TX cycle or SALE low in the T1 cycle	0	25	0	25	ns
218	Hold time, address valid after SALE, SXAL low	5		5		ns
219	Delay time, SBCLK low in T2 cycle to output data and parity valid		29		29	ns
221	Hold time, output data, parity valid after SUDS and SLDS high	t <sub>c(SCK)</sub> -12		t <sub>c(SCK)</sub> -12		ns
222	Delay time, SBCLK high to SAS low		20		15	ns
223W	Delay time, SBCLK low to SUDS, SLDS, and SAS high	0	16	0	11	ns
225W	Delay time, SBCLK high in T4 cycle to SDBEN high		16		11	ns
225WH	Hold time, SDBEN low after SUDS and SLDS high	t <sub>c(SCK)</sub> /2-7		t <sub>c(SCK)</sub> /2-7		ns
233	Setup time, address valid before SALE or SXAL no longer high	10		10		ns
233a	Setup time, address valid before SAS no longer high	tw(SCKL)-15		tw(SCKL)-15		ns
237W	Delay time, SBCLK high in T1 cycle to SDBEN low		16		11	ns





<sup>†</sup> In cycle-steal mode, state TX is present on every system bus transfer. In burst mode, state TX is present on the first bus transfer and whenever the increment of the DMA address register carries beyond the least significant 16 bits.

<sup>‡</sup> On a read cycle, the read strobe remains active until the internal sample of incoming data is completed. Input data can be removed when either the read strobe or SDBEN becomes inactive.

§ All VSS terminals should be routed to minimize inductance to system ground.

#### Figure 33. 68xxx-Mode DMA Write Cycle



SPWS034 – MARCH 1998

#### 68xxx-mode bus arbitration – SIF returns control (see Figure 34)

NO.		25-MHZ OPERATION		33-MHZ OPERATION		UNIT
		MIN	MAX	MIN	MAX	
220	Delay time, SBCLK low in I1 cycle to SAD, SPL, SPH, $\overline{\text{SUDS}}$ , and $\overline{\text{SLDS}}$ in the high-impedance state, bus release		35		35	ns
223b	Delay time, SBCLK low in I1 cycle to SBHE/SRNW in the high-impedance state		45		45	ns
224b	Delay time, SBCLK low in cycle I2 to SOWN high	0	20	0	15	ns
224d	Delay time, SBCLK low in cycle I2 to SDDIR high		27		22	ns
230	Delay time, SBCLK high to either SHRQ low or SBRQ high		20		15	ns
240	Setup from, <u>SUDS</u> , <u>SLDS</u> , SRNW, and <u>SAS</u> control signals in the high-impedance state before SOWN no longer low	0		0		ns



† In 80x8x mode, the system interface deasserts SHRQ on the rising edge of SBCLK following the T4 state of the last system-bus transfer it controls. In 68xxx mode, the system interface deasserts SBRQ on the rising edge of SBCLK in state T2 of the first system-bus transfer it controls.

Figure 34. 68xxx-Mode Bus Arbitration – SIF Returns Control



#### 68xxx-mode bus-release and error timing (see Figures 35, 36, and 37)

NO.			25-MHZ OPERATION		33-MHZ OPERATION	
		MIN	MAX	MIN	MAX	
208a	Setup time, asynchronous input before SBCLK no longer high to assure recognition	10		10		ns
208b	Hold time, asynchronous input SBRLS, SOWN, or SBERR after SBCLK low to assure recognition	10		10		ns
208c	Hold time, SBRLS low after SOWN high	0		0		ns
236	Setup time, SBERR low before SDTACK no longer high if parameter 208a not met	30		30		ns



<sup>†</sup> Unless otherwise specified, for all signals specified as a maximum delay from the end of an SBCLK transition to the signal valid, the signal is also specified to hold its previous value (including high impedance) until the start of that SBCLK transition.

<sup>‡</sup> The system interface ignores the assertion of SBRLS if it does not own the system bus. If it does own the bus, when it detects the assertion of SBRLS, it completes any internally started DMA cycle and relinquishes control of the bus. If no DMA transfer has started internally, the system interface releases the bus before starting another.

Figure 35. 68xxx-Mode Bus Release and Error



<sup>§</sup> If SBERR is asserted when the system interface controls the system bus, the current bus transfer is completed, regardless of the value of SDTACK. If the BERETRY register is nonzero, the cycle is retried. If the BERETRY register is zero, the system interface then releases control of the system bus. The system interface ignores the assertion of SBERR if it is not performing a DMA-bus cycle on the system bus. When SBERR is properly asserted and BERETRY is zero, however, the system interface releases the bus upon completion of the current bus transfer and halts all further DMA on the system side. The error is synchronized to the local bus and DMA stops on the local sides. The value of the SDMAADR, SDMAADR, SDMAADR, SDMAADR registers in the system interface are not defined after a system-bus error.



Figure 36. 68xxx-Mode Bus Halt and Retry, Normal Completion With Delayed Start<sup>†</sup>

<sup>†</sup> Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement can vary from waveforms shown.



Figure 37. 68xxx-Mode Bus Halt and Retry, Rerun Cycle With Delayed Start<sup>†</sup>

<sup>†</sup> Only the relative placement of the edges to SBCLK falling edge is shown. Actual signal edge placement can vary from waveforms shown.



MECHANICAL DATA



PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026





#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TI380C30APGF	OBSOLETE	LQFP	PGF	176	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated