

### VLSI Multiplier-Accumulator

8 X 8 Bit, 100ns

The TDC1008 is a high-speed 8 x 8 bit parallel multiplier-accumulator which operates at a 100 nanosecond cycle time (10MHz multiply-accumulate rate). The input data may be specified as two's complement or unsigned magnitude, yielding a full-precision 16-bit product. Products may be accumulated to a 19-bit result.

Individually clocked input and output registers are provided to maximize system throughput and simplify bus interfacing. These registers are positive-edge-triggered D-type flip-flops. The result is divided into a 3-bit eXTended Product (XTP), an 8-bit Most Significant Product (MSP), and an 8-bit Least Significant Product (LSP). Individual three-state output ports are provided for the XTP, LSP and MSP. The output register can be preloaded directly via the output ports.

#### Features


- 100ns Multiply-Accumulate Time (Worst Case)
- 8 x 8 Bit Parallel Multiplication With Accumulation To 19-Bit Result
- Selectable Accumulation, Subtraction, Rounding, And Preloading

- All Inputs And Outputs Are Registered TTL Compatible
- Three-State Outputs
- Two's Complement Or Unsigned Magnitude Operation
- Proven High-Reliability Radiation Hard Bipolar Process
- Single +5V Power Supply
- Available In 48 Lead Ceramic DIP


#### Applications

- Array Processors
- Video Processors
- Radar Signal Processors
- FFT Processors
- General Purpose Digital Signal Processors
- Microcomputer/Minicomputer Accelerators

#### Functional Block Diagram



## Functional Block Diagram



## Pin Assignments

P <sub>12</sub>	1		48	P <sub>13</sub>
P <sub>11</sub>	2		47	P <sub>14</sub>
P <sub>10</sub>	3		46	P <sub>15</sub>
P <sub>9</sub>	4		45	P <sub>16</sub>
P <sub>8</sub>	5		44	P <sub>17</sub>
TSM	6		43	P <sub>18</sub>
CLK P	7		42	TSX
PREL	8		41	TC
P <sub>7</sub>	9		40	Y <sub>7</sub>
P <sub>6</sub>	10		39	Y <sub>6</sub>
P <sub>5</sub>	11		38	Y <sub>5</sub>
GND	12		37	V <sub>CC</sub>
P <sub>4</sub>	13		36	Y <sub>4</sub>
P <sub>3</sub>	14		35	Y <sub>3</sub>
P <sub>2</sub>	15		34	Y <sub>2</sub>
P <sub>1</sub>	16		33	Y <sub>1</sub>
P <sub>0</sub>	17		32	Y <sub>0</sub>
TSL	18		31	CLK Y
SUB	19		30	CLK X
ACC	20		29	X <sub>7</sub>
RND	21		28	X <sub>6</sub>
X <sub>0</sub>	22		27	X <sub>5</sub>
X <sub>1</sub>	23		26	X <sub>4</sub>
X <sub>2</sub>	24		25	X <sub>3</sub>

Functional Description

General Information

The TDC1008 consists of four functional sections: Input registers, an asynchronous multiplier array, an adder, and output registers. The input registers store the two 8-bit numbers which are to be multiplied, and the control lines which control the input numerical format (two's complement or unsigned magnitude), output rounding, accumulation, and subtraction. The round control is used when a single-word output is desired. Each input is independently stored, simplifying multiplication by a constant. The output registers can be preloaded with a constant to provide the sum of

products plus a constant. The asynchronous multiplier array is a network of AND gates and adders, which has been designed to handle two's complement or unsigned magnitude numbers. The output registers hold the product as two 8-bit words and one 3-bit word: the Most Significant Product (MSP), the Least Significant Product (LSP), and the eXTended Product (XTP). Three-state output drivers permit the TDC1008 to be used on a bus, or allow the outputs to be multiplexed over the same 8-bit output lines.

Power

The TDC1008 operates from a single +5 Volt supply. All power and ground lines must be connected.

Name	Function	Value	J4 Package
V <sub>CC</sub>	Positive Supply Voltage	+5.0V	Pin 37
GND	Ground	0.0V	Pin 12

Data Inputs

The TDC1008 has two 8-bit two's complement or unsigned magnitude data inputs, labeled X and Y. The Most Significant Bits (MSBs), denoted X<sub>7</sub> and Y<sub>7</sub>, carry the sign information for the two's complement notation. The remaining bits are denoted X<sub>6</sub> through X<sub>0</sub> and Y<sub>6</sub> through Y<sub>0</sub> (with X<sub>0</sub> and Y<sub>0</sub> the Least Significant Bits). Data present at the X and Y inputs are

clocked into the input registers at the rising edge of the appropriate clock. The input and output formats for fractional two's complement notation, fractional unsigned magnitude notation, integer two's complement notation, and integer unsigned magnitude notation are shown in Figures 1 through 4, respectively.

Name	Function	Value	J4 Package
X <sub>7</sub>	X Data MSB	TTL	Pin 29
X <sub>6</sub>		TTL	Pin 28
X <sub>5</sub>		TTL	Pin 27
X <sub>4</sub>		TTL	Pin 26
X <sub>3</sub>		TTL	Pin 25
X <sub>2</sub>		TTL	Pin 24
X <sub>1</sub>		TTL	Pin 23
X <sub>0</sub>		TTL	Pin 22
Y <sub>7</sub>	Y Data MSB	TTL	Pin 40
Y <sub>6</sub>		TTL	Pin 39
Y <sub>5</sub>		TTL	Pin 38
Y <sub>4</sub>		TTL	Pin 36
Y <sub>3</sub>		TTL	Pin 35
Y <sub>2</sub>		TTL	Pin 34
Y <sub>1</sub>		TTL	Pin 33
Y <sub>0</sub>		TTL	Pin 32

www.DataSheet4U.com



## Data Outputs

The TDC1008 has a 19-bit two's complement or unsigned magnitude result that is the sum of the products of the two input data values and the previous products which have been accumulated. The output is divided into two 8-bit output words, the Most Significant Product (MSP) and Least Significant Product (LSP), and one 3-bit output word, the

eXTended Product (XTP). The Most Significant Bit (MSB) of the XTP is the sign bit if two's complement notation is used. The input and output formats for fractional two's complement notation, fractional unsigned magnitude notation, integer two's complement notation, and integer unsigned magnitude notation are shown in Figures 1 through 4, respectively.

Name	Function	Value	J4 Package
P <sub>18</sub>	Product MSB	TTL	Pin 43
P <sub>17</sub>		TTL	Pin 44
P <sub>16</sub>		TTL	Pin 45
P <sub>15</sub>		TTL	Pin 46
P <sub>14</sub>		TTL	Pin 47
P <sub>13</sub>		TTL	Pin 48
P <sub>12</sub>		TTL	Pin 1
P <sub>11</sub>		TTL	Pin 2
P <sub>10</sub>		TTL	Pin 3
P <sub>9</sub>		TTL	Pin 4
P <sub>8</sub>		TTL	Pin 5
P <sub>7</sub>		TTL	Pin 9
P <sub>6</sub>		TTL	Pin 10
P <sub>5</sub>		TTL	Pin 11
P <sub>4</sub>		TTL	Pin 13
P <sub>3</sub>		TTL	Pin 14
P <sub>2</sub>	Product LSB	TTL	Pin 15
P <sub>1</sub>		TTL	Pin 16
P <sub>0</sub>		TTL	Pin 17

## Clocks

The TDC1008 has three clock lines, one for each of the input registers and one for the product register. Data present at the inputs of these registers is loaded into the registers at the rising edge of the appropriate clock. The RoUNd (RND), Two's Complement (TC), ACCumulate (ACC), and SUBtract (SUB) inputs are registered, with all four bits clocked in at the rising

edge of the logical OR of both CLK X and CLK Y. Special attention to the clock signals is required if normally HIGH clock signals are used. Problems with the loading of these four control signals can be avoided by the use of normally LOW clocks.

Name	Function	Value	J4 Package
CLK X	Clock Input Data X	TTL	Pin 30
CLK Y	Clock Input Data Y	TTL	Pin 31
CLK P	Clock Product Register	TTL	Pin 7

## Controls

The TDC1008 has eight control lines. TSX, TSM, and TSL are three-state enable lines for the XTP, the MSP, and the LSP respectively. The output driver is in the high-impedance state when TSX, TSM, or TSL is HIGH, and enabled when the appropriate control is LOW, and PRELoad is LOW.

PRELoad (PREL) is an active-HIGH control which has several effects when active (see Table 1). First, all output buffers are forced into the high-impedance state. Second, when any or all of TSX, TSM, and TSL are also HIGH, external data present at the output pins will be preloaded into the corresponding section of the output register on the rising edge of CLK P. Normal data setup and hold times apply both to the logical AND of PREL and the relevant three-state control (TSX, TSM, TSL), and to the data being preloaded. These setup and hold times are with respect to the rising edge of CLK P.

RouND (RND) controls the addition of a 1 to the MSB of the LSP for rounding. When RND is HIGH, a 1 is added to the MSB of the LSP for rounding the product in the MSP and XTP (if appropriate) rather than truncating it.

Two's Complement (TC) controls how the device interprets data on the X and Y inputs. TC HIGH makes both inputs two's complement inputs, while TC LOW makes both inputs unsigned magnitude only inputs.

When ACCumulate (ACC) is HIGH, the content of the output register is added to or subtracted from the next product generated, and their sum is stored back into the output registers at the next rising edge of CLK P. When ACC is LOW, multiplication without accumulation is performed, and the next product generated is stored into the output registers directly. This operation is used for the first term in a summation to avoid a separate "clear" operation.

The SUBtract (SUB) control is used in conjunction with the ACC control. When both the ACC and SUB controls are HIGH, the content of the output register is subtracted from the next product generated and the difference is stored back into the output register. Note that the previous output is subtracted from the product, not the product from the previous output.

The RND, TC, ACC, and SUB inputs are registered, with all four bits clocked in at the rising edge of the logical OR of both CLK X and CLK Y. Special attention to the clock signals is required if normally HIGH clock signals are used. Problems with the loading of these four control signals can be avoided by the use of normally LOW clocks.

Name	Function	Value	J4 Package
TSX	XTP Three-State Control	TTL	Pin 42
TSM	MSP Three-State Control	TTL	Pin 6
TSL	LSP Three-State Control	TTL	Pin 18
PREL	Preload Control	TTL	Pin 8
RND	Round Control Bit	TTL	Pin 21
TC	Two's Complement Control	TTL	Pin 41
ACC	Accumulate Control	TTL	Pin 20
SUB	Subtract Control	TTL	Pin 19

Preload Truth Table 1

PREL <sup>1</sup>	TSX <sup>1</sup>	TSM <sup>1</sup>	TSL <sup>1</sup>	XTP	MSP	LSP
L	L	L	L	Register → Output pin	Register → Output pin	Register → Output pin
L	L	L	H	Register → Output pin	Register → Output pin	Hi-Z
L	L	H	L	Register → Output pin	Hi-Z	Register → Output pin
L	L	H	H	Register → Output pin	Hi-Z	Hi-Z
L	H	L	L	Hi-Z	Register → Output pin	Register → Output pin
L	H	L	H	Hi-Z	Register → Output pin	Hi-Z
L	H	H	L	Hi-Z	Hi-Z	Register → Output pin
L	H	H	H	Hi-Z	Hi-Z	Hi-Z
H <sup>2</sup>	L	L	L	Hi-Z	Hi-Z	Hi-Z
H <sup>2</sup>	L	L	H	Hi-Z	Hi-Z	Hi-Z Preload
H <sup>2</sup>	L	H	L	Hi-Z	Hi-Z Preload	Hi-Z
H <sup>2</sup>	L	H	H	Hi-Z	Hi-Z Preload	Hi-Z Preload
H <sup>2</sup>	H	L	L	Hi-Z Preload	Hi-Z	Hi-Z
H <sup>2</sup>	H	L	H	Hi-Z Preload	Hi-Z	Hi-Z Preload
H <sup>2</sup>	H	H	L	Hi-Z Preload	Hi-Z Preload	Hi-Z
H <sup>2</sup>	H	H	H	Hi-Z Preload	Hi-Z Preload	Hi-Z Preload

Notes:

1. PREL, TSX, TSM, and TSL are not registered.
2. PREL Hi inhibits any change of output register for those outputs in which the three-state control is LOW.

Figure 1. Fractional Two's Complement Notation




Figure 2. Fractional Unsigned Magnitude Notation




Figure 3. Integer Two's Complement Notation




Figure 4. Integer Unsigned Magnitude Notation



**Absolute maximum ratings** (beyond which the device will be damaged) <sup>1</sup>

<b>Supply Voltage</b> .....		-0.5 to +7.0V
<b>Input</b>		
Applied voltage .....		-0.5 to +5.5V <sup>2</sup>
Forced current .....		-6.0 to +6.0mA
<b>Output</b>		
Applied voltage .....		-0.5 to +5.5V <sup>2</sup>
Forced current .....		-1.0 to +6.0mA <sup>3,4</sup>
Short-circuit duration (single output in high state to ground) .....		1 sec
<b>Temperature</b>		
Operating, case .....		-55 to +125°C
junction .....		175°C
Lead, soldering (10 seconds) .....		300°C
Storage .....		-65 to +150°C

## Notes:

1. Absolute maximum ratings are limiting values applied individually while all other parameters are within specified operating conditions. Functional operation under any of these conditions is NOT implied.
2. Applied voltage must be current limited to specified range, and measured with respect to GND.
3. Forcing voltage must be limited to specified range.
4. Current is specified as conventional current flowing into the device.

**Operating conditions**

Parameter		Temperature Range						Units
		Standard			Extended			
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.75	5.0	5.25	4.5	5.0	5.5	V
t <sub>PW</sub>	Clock Pulse Width	25			30			ns
t <sub>S</sub>	Input Setup Time (Except PREL)	25			30			ns
t <sub>S</sub>	Input Setup Time (PREL)	40			45			ns
t <sub>H</sub>	Input Hold Time	0			3			ns
V <sub>IL</sub>	Input Voltage, Logic LOW			0.8			0.8	V
V <sub>IH</sub>	Input Voltage, Logic HIGH	2.0			2.0			V
I <sub>OL</sub>	Output Current, Logic LOW			4.0			4.0	mA
I <sub>OH</sub>	Output Current, Logic HIGH			-400			-400	μA
T <sub>A</sub>	Ambient Temperature, Still Air	0		70				°C
T <sub>C</sub>	Case Temperature				-55		+125	°C

## Electrical characteristics within specified operating conditions

Parameter	Test Conditions	Temperature Range				Units
		Standard		Extended		
		Min	Max	Min	Max	
I <sub>CC</sub> Supply Current	V <sub>CC</sub> = MAX, Static		450		525	mA
I <sub>IL</sub> Input Current, Logic LOW	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4V					
	Data, Registered Controls		-0.4		-0.4	mA
	Clocks, Unregistered Controls		-1.0		-1.0	mA
	CLK P		-2.0		-2.0	mA
I <sub>IH</sub> Input Current, Logic HIGH	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4V					
	Data, Registered Controls		75		100	μA
	Clocks, Unregistered Controls		75		100	μA
	CLK P		150		200	μA
I <sub>I</sub> Input Current, Max Input Voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5		1.0		1.0	mA
V <sub>OL</sub> Output Voltage, Logic LOW	V <sub>CC</sub> = MIN, I <sub>OL</sub> = MAX		0.5		0.5	V
V <sub>OH</sub> Output Voltage, Logic HIGH	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX	2.4		2.4		V
I <sub>OZL</sub> Hi-Z Output Leakage Current, Output LOW	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4V		-400		-400	μA
I <sub>OZH</sub> Hi-Z Output Leakage Current, Output HIGH	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4V		75		100	μA
I <sub>OS</sub> Short-Circuit Output Current	V <sub>CC</sub> = MAX, Output HIGH, one pin to ground, one second duration		-50		-50	mA
C <sub>I</sub> Input Capacitance	T <sub>A</sub> = 25°C, F = 1MHz		10		10	pF
C <sub>O</sub> Output Capacitance	T <sub>A</sub> = 25°C, F = 1MHz		10		10	pF

Switching characteristics within specified operating conditions<sup>1</sup>

Parameter	Test Conditions	Temperature Range				Units
		Standard		Extended		
		Min	Max	Min	Max	
t <sub>MA</sub> Multiply-Accumulate Time	V <sub>CC</sub> = MIN		100		125	ns
t <sub>D</sub> Output Delay	V <sub>CC</sub> = MIN, Test Load: V <sub>LOAD</sub> = 2.2V		40		45	ns
t <sub>ENA</sub> Three-State Output Enable Delay	V <sub>CC</sub> = MIN, Test Load: V <sub>LOAD</sub> = 1.8V		40		45	ns
t <sub>DIS</sub> Three-State Output Disable Delay	V <sub>CC</sub> = MIN, Test Load: V <sub>LOAD</sub> = 2.6V for t <sub>DIS0</sub> 0.0V for t <sub>DIS1</sub> <sup>2</sup>		40		45	ns

Notes:

- All transitions are measured at a 1.5V level except for  $t_{DIS}$  and  $t_{ENA}$ , which are shown in Figure 9.
- $t_{DIS1}$  denotes the transition from logical 1 to three-state.  
 $t_{DIS0}$  denotes the transition from logical 0 to three-state.

Figure 5. Timing Diagram




Figure 6. Equivalent Input Circuit




Figure 7. Equivalent Output Circuit




Figure 8. Test Load





Figure 9. Transition Levels For Three-State Measurements



## Application Notes

### Multiplication by a Constant

Multiplication by a constant requires that the constant be loaded into the desired input register, and the desired register not be loaded again until a new constant is desired. The

multiply cycle then consists of loading new data and strobing the output register.

### Selection of Numeric Format

Essentially, the difference between integer, mixed, and fractional notation in system design is only conceptual. For example, the TDC1008 does not differentiate between this operation:

$$6 \times 2 = 12$$

and this operation:

$$(6/8) \times (2/8) = 12/64$$

The difference lies only in constant scale factors (in this case, a factor of 8 in the multiplier and multiplicand and a factor of 64 in the product). However, these scale factors do have

implications for hardware design. Because common good design practice assigns a fixed value to any given line (and input and output signals often share the same line), the scale factors determine the connection of the output pins of any multiplier in a system. As a result, only two choices are normally made: integer and fractional notation. If integer notation is used, the Least Significant Bits of the multiplier, multiplicand, and product all have the same value. If fractional notation is used, the Most Significant Bits of the multiplier, multiplicand, and product all have the same value. These formats are illustrated in detail in Figures 1 through 4.

### Ordering Information

Product Number	Temperature Range	Screening	Package	Package Marking
TDC1008J4C	STD-T <sub>A</sub> = 0°C to 70°C	Commercial	48 Lead DIP	1008J4C
TDC1008J4G	STD-T <sub>A</sub> = 0°C to 70°C	Commercial With Burn-In	48 Lead DIP	1008J4G
TDC1008J4A	EXT-T <sub>C</sub> = -55°C to 125°C	High Reliability <sup>1</sup>	48 Lead DIP	1008J4A

Note:

1. Per TRW document 70Z1757.

TRW reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of TRW Inc. or others.