DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice, TDA8451A T-47-21

PHILIPS INTERNATIONAL

56E D

■ 7110826 0036967 T25 ■ PHIN

P²CCD DELAY LINE AND MATRIX

GENERAL DESCRIPTION

The TDA8451A is an integrated P2 CCD (Profiled Peristaltic Charge Coupled Device) delay line and matrix which has been designed to be used in conjunction with various colour decoder ICs (e.g. TDA8466, TDA8391). The device incorporates two delay lines with a delay length of 1 line time for colour difference signals, adding circuits for the delayed and direct signals and clock drivers for the delay lines which are driven from an internal voltage controlled oscillator (VCO) locked to the sandcastle pulse.

The TDA8451A differs from the TDA8451 by the following:

- The VCO is line locked instead of sub-carrier locked
- Adding direct and delayed signals occurs for PAL, SECAM and NTSC


QUICK REFERENCE DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Supply voltage análog (pin 3) dígital (pin 16)		VP(a) VP(d)	10.8 10.8	12.0 12.0	13.2 13.2	V V
Supply current analog (pin 3) digital (pin 16)		IP(a) IP(d)	5 10	10 22	15 35	mA mA
Colour difference input signals (peak-to-peak value)	PAL/NTSC mode SECAM mode	V _{I(p-p)} V _{I(p-p)}	_ _	_ _	1.1 2.1	V V
Output signals	PAL/NTSC mode 0.8 V(p-p) input	vo	_	0.8	_	v
	SECAM mode 1.6 V(p-p)					
_	input	Vo	-	0.8	_	٧
Output resistance		RO	_	500	-	Ω
Frequency response		Δf	_	1.3	-	MHz
Additional delay		td	_	760	–	ns

PACKAGE OUTLINE

16-lead DIL; plastic with internal heat spreader (SOT38GG2).

D = 7110826 0036968 961 =



56E

56E D

7110826 0036969 8T8 ■PHIN

T-47-21

PINNING

- 1 Ground (digital)
- 2 Ground (analog)
- 3 Supply voltage input (analog)
- 4 Test pin (grounded for normal operation)
- PLL filter
- Not connected 6
- 7 Test pin (grounded for normal operation)
- 8 Not connected
- 9 (R-Y) input
- 10 (R-Y) output
- (B-Y) output 11
- 12 (B-Y) input
- 13 Not connected
- 14 Voltage drain reset generator decoupling
- 15 Sandcastle input
- 16 Supply voltage input (digital)

56E D 7110826 0036970 51T PHIN

T-47-21

FUNCTIONAL DESCRIPTION

When the (R-Y) and (B-Y) signals have been demodulated in the decoder, the resultant signals are applied to pins 9 and 12. The colour difference signals are then applied via a low-pass filter, preamplifier and clamp circuit to the delay lines. The delayed and direct signals are added in the matrix circuit.

This action occurs for PAL, SECAM and NTSC signals. Consequently, the NTSC colour difference signals are combed.

The frequency generated by the PLL circuit is 454 times the sandcastle frequency. The delay lines are driven by the internal clock drivers at half on the PLL frequency. The outputs from the delay lines are applied to the sample-and-hold low-pass filter output stages which are used to reduce the clock signals.

The P²CCD delay line and matrix requires a supply voltage of 12 V. The output stages require a higher voltage (approximately 14 V). This voltage is generated internally with a decoupling capacitor connected to pin 14. A circuit for the TDA8451A together with PAL decoder (TDA8391) is illustrated in Fig.2. A circuit for the TDA8451A together with the PAL/NTSC decoder (TDA8466) and the SECAM decoder (TDA8490) is illustrated in Fig.3. The TDA8490 can also be used in combination with the TDA8391.

56E D

7110826 0036971

456 ■PHIN

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

T-47-21

parameter	conditions	symbol	min.	max.	unit
Supply voltage (analog)		V _{P(a)}		13.2	V
Supply voltage (digital)		V _{P(d)}		13.2	V
Total power dissipation		P _{tot}	-	1.45	w
Operating ambient temperature range		T _{amb}	-25	+70	oC.
Storage temperature range		T _{stg}	55	+ 150	oC

THERMAL RESISTANCE

From junction to ambient (in free air)

R_{th j-a}

55 K/W

56E D 🗪 7110826 0096972 992 🗪 PHIN —

CHARACTERISTICS

T-47-21

p = 12 V; T _{amb} = 25 °C unless othe	rwise specified				T-47-21		
parameter	conditions	symbol	min.	typ.	max.	unit	
Supplies							
Supply voltage (pin 3) analog		V _{P(a)}	10.8	12.0	13.2	v	
Supply current (pin 3) analog	in the state of th	I _{P(a)}	5	10	15	mA	
Supply voltage (pin 3) ripple rejection at 100 mVeff	f = 100 Hz note 1	SVRR	_	10	-	dB	
Supply voltage (pin 16) digital		V _{P(d)}	10.8	12.0	13.2	, V	
Supply current (pin 16) digital		lP(d)	10	22	35	: : mA	
Supply voltage (pin 16) ripple rejection at 100 mVeff	f = 100 Hz note 1	SVRR	_	25	_	dB	
Total power dissipation		P _{tot}	-	0.38	0.66	w	
Inputs for demodulated colour difference signals (pins 9 and 12)	المراجعة كا				-		
AC coupled and clamped by sandcastle pulse				:			
Input signal PAL/NTSC mode (peak-to-peak value)		V _{I(p-p)}	_	_	1.1	V	
Input signal SECAM mode (peak-to-peak value)		V _{I(p-p)}		_	2.1	V	
Input current (outside clamping time)	-	1 ₁		_	0.1	μΑ	
Input capacitance		Cl	_	10	_	рF	
Sandcastle input (pin 15)					i	÷	
Input resistance	<u> </u>	R ₁₅	1000	_	<u> </u> _	kΩ	
Detection level	•	V ₁₅	6.0	6.8	7.5	٧	
CD signal output (pins 10 and 11)						1	
Output signals where input signal is PAL/NTSC at 0.8 V (peak-to-peak value)		V10; 11(p-p)	0.63	0.8	1.01	V	
Output signals where input signal is SECAM at 1.6 V		70, 11(p-p)					
(peak-to-peak value)	note 2	V10; 11(p-p)	0.63	0.8	1.01	v	

56E D

7110826 0036973 229 ■PHIN

parameter	conditions	symbol	min.	typ.	max.	unit
Output resistance		RO	300	500	800	Ω
Internal current load of CD outputs		l _{10; 11}	0.4		1.5	mA
DC output level		V ₁₀ ; 11	4	_	8	٧
Rest clock signals (RMS value) at 3.55 MHz	note 3	V _{10-11(rms)}	_	_	5	mV
at 7.09 MHz		V10-11(rms)	_	-	6	mV
at 14.19 MHz		V10-11(rms)	-	<u> </u>	6	mV
Signal-to-noise ratio	note 4	S/N	60	65	_	dB
Linearity of output signals (peak-to-peak value)	note 5					
(R-Y); pin 9 to 10 PAL/NTSC	V _I = 0.85 V	α	0.95	: -	_	
(R-Y); pin 9 to 10 SECAM	V _I = 1.60 ∨	α	0.92	-	_	
(B-Y); pin 12 to 11 PAL/NTSC	V _I = 1.10 V	α	0.95	-	-	
(B-Y); pin 12 to 11 SECAM	V _I = 2.10 V	α	0.92	-	_	i
Frequency response	at –3 dB	Δf	1.0	1.3	_	MHz
Difference in amplitude between delayed and undelayed signal			_	_	1.5	%
Difference in amplitude of the two output signals for equal input signals					5	%
Delay time with a 15625 kHz sandcastle pulse		^t d	_	760	_	ns

Notes to the characteristics

- 1. The SVRR is measured with a 100 Ω resistor in series with a 1 nF capacitor connected between pin 9 and pin 2 and between pin 12 and pin 2.
- 2. During SECAM the input signal is available during one of two sequential lines. The output signal is thereby halved in comparison with the PAL signal condition. To compensate for this the input signal to the TDA8451A during SECAM is twice that during PAL.
- 3. The rest clock signals are measured with an FET probe (3.5 pF capacitor in parallel with a 1 M Ω resistor) which is connected directly to pin 1 and pin 10 or pin 1 and pin 11.
- 4. The signal-to-noise ratio (in the PAL mode) is calculated by:

V _{O(p-p})	at an input voltage	of 0.8	V(n-n)	0 dB	nain
V _{noise(rms)} (0-1 MHz)	at an input voitage	01 0.0	ν (p·p),	O GB	gairi

5. The linearity is defined as the amplification of the given input voltage swing divided by the amplification when the input voltage swing is decreased to 70%.

56E D 7110826 0036974 165 PHIN

T-47-21




Fig.2 PAL decoder configuration.

5he D

7110826 0036975 OT1 I

T-47-21




Fig.3 PAL-NTSC-SECAM decoder configuration.