INTEGRATED CIRCUITS

DATA SHEET

TDA4655Generic multi-standard decoder

Preliminary specification
File under Integrated Circuits, IC02

June 1993





TDA4655

FEATURES

- Low voltage (8 V)
- Low power dissipation (250 mW)
- · Automatic standard recognition
- · No adjustments required
- Reduced external components
- Not all time constants integrated (ACC, SECAM de-emphasis).

GENERAL DESCRIPTION

The TDA4655 is a monolithic integrated multi-standard colour decoder for PAL, SECAM and NTSC (3.58 and 4.43 MHz) with negative colour difference output signals. It is adapted to the integrated baseband delay line TDA4660/61.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Supply			•	•		•		
V _P	supply voltage		7.2	8.0	8.8	V		
IР	supply current	$V_P = 8.0 \text{ V}$; without load	25	31	37	mA		
P _{tot}	total power dissipation	$V_P = 8.0 \text{ V}$; without load	_	248	296	mW		
Inputs								
V ₁₁	chrominance input voltage (peak-to-peak value)	note 1	20	200	400	mV		
V ₂₄	sandcastle input voltage		_	_	13.2	V		
Outputs								
V1	colour difference output signals (peak-to-peak value)	independent of supply voltage; note 2						
	-(R-Y) output PAL and NTSC 4.43 MHz		442	525	624	mV		
	NTSC 3.58 MHz		370	440	523	mV		
	SECAM		950	1050	1150	mV		
V ₃	-(B-Y) output PAL and NTSC 4.43 MHz		559	665	791	mV		
	NTSC 3.58 MHz		468	557	662	mV		
	SECAM		1200	1330	1460	mV		

Notes to quick reference data

- 1. Within 2 dB output voltage deviation.
- 2. Burstkey width for PAL 4.3 μ s, for NTSC 3.6 μ s. Burst width for PAL and NTSC 2.25 μ s ratio burst chrominance amplitude 1/2.2.


ORDERING INFORMATION

EXTENDED		PACKAGE							
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE					
TDA4655	24	SDIL	plastic	SOT234 ⁽¹⁾					
TDA4655T	24	SO	plastic	SOT137A ⁽²⁾					

Note

- 1. SOT234-1; 1996 November 26.
- 2. SOT137-1; 1996 November 26.

TDA4655




Generic multi-standard decoder

TDA4655

PINNING

SYMBOL	PIN	DESCRIPTION
-(R-Y)o	1	colour difference signal output –(R–Y)* for baseband delay line
DEEM	2	external capacitor for SECAM de-emphasis
-(B-Y)o	3	colour difference signal output –(B–Y)* for baseband delay line
CFOB 4		external capacitor SECAM demodulator control (B–Y) Channel
GND ₁	5	ground
GND ₂	6	ground
I _{REF} 7 external resistor for SECAM oscillator		
V _{P1}	8	supply 8 V
V _{P2}	9	supply 8 V
CFOR	10	external capacitor SECAM demodulator control (R–Y) Channel
CHRI	11	chrominance signal input
C _{ACC}	12	external capacitor for ACC control
HUE	13	input for HUE control and service switch
N _{IDT}	14	external capacitor for identification circuit (NTSC)
P _{IDT}	15	external capacitor for identification circuit (PAL and SECAM)
OSC ₁	16	PAL crystal
PLL	17	external loop filter
OSC ₂	18	NTSC crystal
2FSC	19	2×f _{SC} output
N _{O1}	20	standard setting input/output for NTSC 4.43
N _{O2}	21	standard setting input/output for NTSC 3.58
SECO	22	standard setting input/output for SECAM
PALO	23	standard setting input/output for PAL
SC	24	sandcastle input



Generic multi-standard decoder

TDA4655

FUNCTIONAL DESCRIPTION

The IC contains all functions required for the identification and demodulation of signals with the standards PAL, SECAM, NTSC 3.5 with 3.58 MHz colour-carrier frequency and NTSC 4.3 with 4.43 MHz colour-carrier frequency. When an unknown signal is fed into the input, the circuit has to detect the standard of the signal, and has to switch on successively the appropriate input filter, crystal (8.8 or 7.2 MHz) and demodulator and finally, after having identified the signal, it has to switch on the colour and, in event of NTSC reception, the hue control. At the outputs the two colour difference signals -(R-Y)* and -(B-Y)* are available. The identification circuit is able to discriminate between NTSC signals with colour-carrier frequencies of 3.58 MHz or 4.43 MHz.

ACC-stage

The chrominance signal is fed into the asymmetrical input (pin 11) of the ACC-stage (Automatic Colour Control). The input has to be AC coupled and has an input impedance of 20 k Ω in parallel with 10 pF. To control the chrominance amplitude the modulation independent burst amplitude is measured during the burstkey pulse which is derived from the sandcastle pulse present at pin 24. The generated error current is fed into an external storage capacitor at pin 12. The integrated error voltage controls the gain of the ACC stage so that its output is independent of input signal variations.

The measurement is disabled during the vertical blanking to avoid failures because of missing burst signals.

Reference signal generation

The reference signal generation is achieved by a PLL system. The reference oscillator operates at twice the colour-carrier frequency and is locked on the burst of the chrominance signal (chr). A divider provides reference signals (f_{SC}) with the correct phase relationship for the PAL/NTSC demodulator and the identification part. In the SECAM mode the two f₀ frequencies are derived from the PAL crystal frequency by special dividers. In this mode the oscillator is not locked to the input signal. In the NTSC mode the hue control circuit is switched between ACC stage and PLL. The phase shift of the signal can be controlled by a DC voltage at pin 13. The hue control circuit is switched off during scanning. The reference frequency (2 × f_{SC}) is available at pin 19 to drive a PAL comb filter for example.

Demodulation

The demodulation of the colour signal requires two demodulators. One is common for PAL and NTSC signals, the other is for SECAM signals. The PAL/NTSC demodulator consists of two synchronized demodulators, one for the (B–Y) Channel and the other for the (R–Y) Channel. The required reference signals (f_{SC}) are input from the reference oscillator. In NTSC mode the PAL switch is disabled.

The SECAM demodulator consists of a PLL system. During vertical blanking the PLL oscillator is tuned to the f₀ frequencies to provide a fixed black level at the demodulator output. During demodulation the control voltages are stored in the external capacitors at pins 4 and 10. The oscillator requires an external resistor at pin 7. Behind the PLL demodulator the signal is fed into the de-emphasis network which consists

of two internal resistors (2.8 k Ω and 5.6 k Ω) and an external capacitor connected at pin 2 (220 pF). After demodulation the signal is filtered and then fed into the next stage.

Blanking, colour-killer, buffers

As a result of using only one demodulator in SECAM mode the demodulated signal has to be split up in the (B–Y) Channel and the (R–Y) Channel. The unwanted signals occuring every second line, (R–Y) in the (B–Y) Channel and (B–Y) and in the (R–Y) Channel, have to be blanked. This happens in the blanking stage by an artificial black level being inserted alternately every second line.

To avoid disturbances during line and field flyback these parts of the colour differential signals are blanked in all modes.

When no signal has been identified, the colour is switched off (signals are blanked) by the colour killer. At the end of the colour channels are low-ohmic buffers (emitter followers). The CD output signals –(B–Y)* and –(R–Y)* are available at pins 1 and 3.

Identification and system control

The identification part contains three identification demodulators. The first demodulates in PAL mode. It is only active during the burstkey pulse. The reference signal (f_{SC}) has the (R–Y) phase.

The second demodulator (PLL

system) operates in SECAM mode and is active also during the burstkey pulse, but delayed by 2 μ s. The PLL demodulator discriminates the frequency difference between the unmodulated f₀ frequencies of the incoming signal (chr) and the reference frequency input from the crystal oscillator.

These two demodulators are followed by an H/2 switch 'rectifying' the

Generic multi-standard decoder

TDA4655

demodulated signal. The result is an identification signal (P_{IDT}, pin 15) that is positive for a PAL signal in PAL mode, for a SECAM signal in SECAM mode and for a PAL signal in NTSC 4.4 mode.

If P_{IDT} is positive in SECAM mode, the scanner switches back to the PAL mode in order to prevent a PAL signal being erroneously identified as a SECAM signal (PAL priority). If then P_{IDT} is not positive, the scanner returns to SECAM mode and remains there until P_{IDT} is positive again. In the event of a field frequency of 60 Hz the signal can not be identified as a SECAM signal, even if P_{IDT} is positive. In this event the scanner switches forward in the NTSC 3.5 mode. If the H/2 signal has the wrong polarity, the identification signal is negative and the H/2 flip-flop is set to the correct phase.

The third demodulator operates in NTSC mode and is active during the burstkey pulse. The resulting identification signal (N_{IDT}, pin 14) is positive for PAL and NTSC 4.4 signals in NTSC 4.4 mode and for NTSC 3.5 signals in the NTSC 3.5 mode. The reference signal has the (B–Y) phase.

The two identification signals allow an unequivocal identification of the received signal. In the event of a signal being identified, the scanning is stopped and after a delay time the colour is switched on.

The standard outputs (active HIGH) are available at the pins 20, 21, 22 and 23. During scanning the HIGH level is 2.5 V and when a signal has been identified the HIGH level is switched to 6 V. The standard pins can also be used as inputs in order to force the IC into a desired mode (Forced Standard Setting).

Sandcastle detector and pulse processing

In the sandcastle detector the super sandcastle pulse (SC) present at pin 24 is compared with three internal threshold levels by means of three differential amplifiers. The derived signals are the burstkey pulse, the horizontal blanking pulse and the combined horizontal and vertical blanking pulse. These signals are processed into various control pulses required for the timing of the IC.

Bandgap reference

In order to ensure that the CD output signals and the threshold levels of the sandcastle detector are independent of supply voltage variations a bandgap reference voltage has been integrated.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
T _{stg}	storage temperature		-25	+150	°C
T _{amb}	operating ambient temperature		0	+70	°C
V _p	supply voltage		_	8.8	V
P _{tot}	power dissipation	without load	_	330	mW
V ₂₄	voltage at pin 24	$I_{max} = 10 \mu A$	_	15	V
	voltage at all other pins	I _{max} = 100 μA	_	V _P +	V
				V _{be}	

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R _{th j-a}	thermal resistance on printed-circuit board from junction to ambient in free air (without heat spreader)	
	SO 24	90 K/W
	SDIL 24	70 K/W

TDA4655

CHARACTERISTICS

Measured with application circuit (Fig.4) at T_{amb} = +25 °C, 8 V supply, 75% colour bar chrominance input signal of 200 mV (peak-to-peak value) and nominal phase for NTSC unless otherwise specified. All voltages measured referenced to ground.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	supply voltage		7.2	8.0	8.8	V
I	supply current	V _P = 8.0 V without load	25	31	37	mA
P _{tot}	total power dissipation	V _P = 8.0 V without load	_	248	296	mW
CD signal out	puts (pins 1 and 3)			•	•	•
PAL or NTSC						
V ₁	colour difference output signals	independent of supp	oly voltag	e; note 1		
	-(R-Y) output PAL and NTSC 4.43 MHz (peak-to-peak value)		442	525	624	mV
	NTSC 3.58 MHz (peak-to-peak value)		370	440	523	mV
V ₃	-(B-Y) output PAL and NTSC 4.43 MHz (peak-to-peak value)		559	665	791	mV
	NTSC 3.58 MHz (peak-to-peak value)		468	557	662	mV
V_{PAL}/V_{NTSC}	signal ratio PAL/NTSC 3.58 MHz	note 2	0.5	1.5	2.5	dB
V ₁ /V ₃	ratio of CD signal amplitudes V(R-Y) / V(B-Y)	note 2	0.75	0.79	0.83	_
m	signal linearity –(R-Y) output	V ₁ = 0.8 V (p-p)	0.8	_	_	_
	signal linearity –(B-Y) output	$V_3 = 1.0 \text{ V (p-p)}$	0.8	_	_	_
f_g	cut-off frequency (both outputs)	-3 dB	_	1	_	MHz
t_d	chrominance delay time		220	270	320	ns
S/N	signal to noise ratio for nominal output voltages	note 3	40	-	_	dB
V ₁ , V ₃	residual carrier at CD outputs: 1 × subcarrier frequency (peak-to-peak value)		_	_	10	mV
	2 × subcarrier frequency (peak-to-peak value)	note 4	_	_	30	mV
	H/2 content at R-Y output at nominal input signal (peak-to-peak value)		_	_	10	mV
Α	crosstalk between CD Channels		-40	_	_	dB
R _{1,} R ₃	output resistance (npn emitter follower)		_	_	200	Ω
I _{1,} I ₃	output current		_	_	-3	mA
SECAM						
V_1	colour difference output signals	independent of supp		<u> </u>	_	
	-(R-Y) output (peak-to-peak value)		0.95	1.05	1.15	V
V ₃	-(B-Y) output (peak-to-peak value)		1.20	1.33	1.46	V
V ₁ /V ₃	ratio of CD signal amplitudes V(R-Y)/(B-Y)		0.75	0.79	0.83	_
m	signal linearity at nominal output voltage		8.0	_	_	

TDA4655

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _g	cut-off frequency	-3 dB	_	730	_	kHz
t _d	chrominance delay time		400	500	600	ns
S/N	signal to noise ratio for 100 mV (p-p) input signal and nominal output voltages	note 3	40	_	-	dB
V ₁ , V ₃	residual carrier at CD outputs: 1 × subcarrier frequency (peak-to-peak value)		_	_	10	mV
	2 × subcarrier frequency (peak-to-peak value)		_	_	20	mV
ΔV_3	shift of demodulated f ₀ level relative to blanking level –(B-Y) output	note 9	-	0	±13	mV
ΔV_1	–(R-Y) output		_	0	±10	mV
Impedance and	currents see PAL or NTSC specification				•	
Capacitor for S	SECAM de-emphasis (pin 2)					
C ₂	value of external capacitor		_	220	_	pF
R _A	value of internal de-emphasis resistors	T _{amb} = +35 °C	2.4	2.8	3.2	kΩ
R _B			4.8	5.6	6.4	kΩ
$\Delta(R_A/R_B)$	relative tolerance of de-emphasis resistors		_	_	±5	%
Capacitors for	SECAM demodulator control (pins 4 and 1	0; note 6)	'		!	1
ΔV _{1, 3}	shift of demodulated f ₀ level due to external leakage current	C _{ext} = 220 nF	_	_	0.3	mV/nA
Resistor for SI	ECAM oscillator (pin 7)		•	•	-	
V ₇	DC voltage		2.4	2.81	3.2	V
R ₇	value of external resistor (±1%)		_	5.62	_	kΩ
C ₇	value of external capacitor (±20%)		-	10	-	nF
Chrominance i	i nput (pin 11)		'		1	1
V ₁₁	input signal (peak-to-peak value)	note 7	20	200	400	mV
R ₁₁	input resistance		16	20	24	kΩ
C ₁₁	input capacitance		_	_	10	pF
	ACC (pin 12; note 8)	I		-1		-
ΔV _{1, 3}	change of CD output signals during field blanking due to external leakage current	C _{ext} = 100 nF	_	0.2	_	%/nA
Hue control (N	TSC) and service switch (pin 13)		•	•	•	•
ф	phase shift of reference carrier relative to	V ₁₃ = 3 V	-30	_	_	0
	phase at open-circuit pin 13	V ₁₃ = open circuit	-5	0	+5	0
		V ₁₃ = 5 V	+30	_	1-	0
V ₁₃	internal bias voltage (proportional to supply voltage)	pin 13 open circuit	3.8	4.0	4.2	V
R ₁₃	input resistance		25	30	35	kΩ
		l .				1

TDA4655

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Capacitor for	identification (pins 14 and 15)		•			•
V ₁₄ , V ₁₅	DC voltage for an identified signal		2.8	3.2	3.5	V
	DC voltage for an unidentified signal		1.5	2.0	2.3	V
PLL oscillator	measured with nominal crystal (pins 16 and	18; see Table 1)	·		!	1
R ₁₆ , R ₁₇	initial oscillator amplifier input resistance		-500	_	_	Ω
C _{16,} C ₁₇	oscillator amplifier input capacitance		_	_	10	pF
Δf_{L}	lock-in-range referenced to	note 10				
	4.43361875 MHz		±400	_	±1300	Hz
	3.579545 MHz		±330	_	±1300	Hz
ф	phase difference for ±400 Hz respectively 330 Hz deviation of colour carrier frequency		-	-	1	degree
2×f _{SC} output	(pin 19; if the output is not used, the pin sho	uld be connected to s	upply)		•	
V ₁₉ DC output level		I ₁₉ = 0 A	6.1	6.3	6.5	V
R ₁₉	output resistance	I ₁₉ = 0 A	_	_	350	Ω
I ₁₉	output current		_	Ī-	-1.0	mA
V ₁₉	output signal (peak-to-peak value)		_	250	_	mV
Standard sett	ing inputs/outputs (pins 20 to 23; note 11)	•				•
used as output	: npn emitter follower output with 0.1 mA sou	irce to ground				
Vo	on-state, during scanning, colour OFF		2.4	2.5	2.7	V
	on-state, colour ON		5.8	6.0	6.2	V
Ro	output resistance	I _O = 0	_	_	300	Ω
Io	output current		_	_	-3	mA
used as input:	forced system switching		•			•
Vo	threshold for system ON		6.8	7.0	7.2	V
Io	input current		100	150	180	μΑ
Sandcastle pu	ulse detector (pin 24; note 12)		•			•
C ₂₄	input capacitance		_	_	10	pF
V ₂₄	thresholds for field and line pulse	pulse ON	1.3	1.6	1.9	V
	separation	pulse OFF	1.1	1.4	1.7	V
	line pulse separation	pulse ON	3.3	3.6	3.9	V
		pulse OFF	3.1	3.4	3.7	V
	burst pulse separation	pulse ON	5.3	5.6	5.9	V
		pulse OFF	5.1	5.4	5.7	V

Generic multi-standard decoder

TDA4655

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
System contro	I processing (note 13)	•	•			•
t _d	system hold delay	in event of a signal disappearing for a short time	2	_	3	field periods
	colour killer; colour ON delay	switching occurs during field blanking	2	_	3	field periods
	colour OFF delay		0	_	1	field periods
t _s	scanning time for each system		_	4	_	field periods

QUALITY SPECIFICATION URV-4-2-59/601

Notes to the characteristics

- 1. Burstkey width for PAL 4.3 μ s, for NTSC 3.6 μ s. Burst width for PAL and NTSC 2.25 μ s, ratio burst chrominance amplitude 1/2.2.
- 2. At nominal phase of hue control.
- 3. V (p-p) of signal divided by 6 times effective noise voltage.
- 4. At NTSC 3.58 35 mV (p-p).
- 5. H/2 blanking alternately every second line.
- 6. These pins are leakage current sensitive. Pin 4 for (B-Y) Channel, pin 10 for (R-Y) Channel.
- 7. Within 2 dB output voltage deviation.
- 8. This pin is leakage current sensitive.
- 9. IC only.
- 10. Depends also on network on pin 17.
- 11. Pin 23 for PAL, pin 22 for SECAM, pin 21 for NTSC 3.58 MHz, pin 20 for NTSC 4.43 MHz. Threshold levels are dependent on supply.
- 12. The field interval of the sandcastle has to be adapted to the ICs TDA2579B and TDA4690. The thresholds are independent of supply voltage.
- 13. System scanning sequence: PAL, SECAM, NTSC 3.5, NTSC 4.4.


Generic multi-standard decoder

TDA4655


 Table 1
 Specification of quartz crystals in HC-49/U13 holder; standard application.

SYMBOL	PARAMETER	VAI	LUE	UNIT
		9922 520 00385	9922 520 00387	
f _n	nominal frequency	8.867570	7.159090	MHz
C _L	load capacitance	series re	sonance	
Δf_n	adjustment tolerance of f _n at +25 °C	±:	ppm	
R _r	resonance resistance over temperature range	≤	Ω	
R _{dld max}	in the drive level range between 10^{-12}W and $1.0\times10^{-3}\text{W}$, the resonance resistance may not exceed (at +25 °C) the value of $R_{dld\ max}$	tbn	tbn	Ω
R _n	resonance resistance of unwanted response	2R _{r (}	+25°C)	Ω
C ₁	motional capacitance (±20%)	14.0	19.5	fF
C ₀	parallel capacitance (±20%)	3.6	4.4	pF
T _{amb}	operating ambient temperature	–10 t	o +60	°C
Δf_n	frequency tolerance over temperature	±:	20	ppm

TDA4655



TDA4655




TDA4655

PACKAGE OUTLINES

SDIP24: plastic shrink dual in-line package; 24 leads (400 mil)

SOT234-1



DIMENSIONS (mm are the original dimensions)

U	NIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	Мн	w	Z ⁽¹⁾ max.
r	nm	4.7	0.51	3.8	1.3 0.8	0.53 0.40	0.32 0.23	22.3 21.4	9.1 8.7	1.778	10.16	3.2 2.8	10.7 10.2	12.2 10.5	0.18	1.6

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT234-1						92-11-17 95-02-04

TDA4655

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE			REFER	EUROPEAN	ISSUE DATE		
	VERSION	IEC	IEC JEDEC EIAJ				
	SOT137-1	075E05	MS-013AD				-92-11-17 95-01-24

Generic multi-standard decoder

TDA4655

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

SDIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature (T_{stg max}). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

SO

REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at $45\,^{\circ}\text{C}$.

WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Generic multi-standard decoder

TDA4655

DEFINITIONS

Data sheet status						
Objective specification	This data sheet contains target or goal specifications for product development.					
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.					
Product specification	This data sheet contains final product specifications.					
Limiting values						
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or						

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.