
INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC02 August 1993



FEATURES

Identifies and demodulates PAL, SECAM, NTSC 3.58 and NTSC 4.43 chrominance signals with:

- Gain controlled chrominance
 amplifier
- ACC demodulation controlled by system scanning
- Internal colour difference signal output filters to remove the residual subcarrier
- PAL / NTSC demodulation
 - H (burst) and V blanking
 - PAL switch (disabled for NTSC)
 - NTSC phase shift (disabled for PAL)
 - PLL-controlled reference oscillator
 - two reference oscillator crystals on separate pins with automatic switching
 - quadrature demodulator with subcarrier reference
- SECAM demodulation
 - limiter amplifier
 - quadrature demodulator with a single external reference tuned circuit
 - alternate line blanking, H and V blanking
 - de-emphasis
- Identification
 - automatic standard identification by sequential inquiry
 - secure SECAM identification at 50 Hz only, with PAL priority
 - four switched outputs for chrominance filter selection and display control
 - external service switch for oscillator adjustment

GENERAL DESCRIPTION

The TDA4651 is a monolithic integrated multistandard colour decoder for PAL, SECAM and NTSC (3.58 and 4.43 MHz) with negative colour difference output signals. The colour difference output signals are fed to the TDA4661, switched capacitor delay line.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	positive supply voltage (pin 13)		10.8	12	13.2	V
IP	supply current (pin 13)		_	60	-	mA
V _{i(p-p)}	chrominance input voltage (pin 15) (peak-to-peak value)	see note 1	20	200	400	mV
Colour dif	ference output s	signals (see note	2)			
V _{1(p-p)}	–(R–Y) output	PAL	442	525	624	mV
	(peak-to-peak	NTSC	370	440	523	mV
	value)	SECAM	883	1050	1248	mV
V _{3(p-p)}	–(B–Y) output	PAL	559	665	791	mV
	(peak-to-peak	NTSC	468	557	662	mV
	value)	SECAM	1119	1330	1581	mV

Notes to quick reference data


- 1. Within 3 dB output voltage deviation.
- 2. Burst key width for PAL 4.3 μ s, for NTSC 3.6 μ s Burst width for PAL and NTSC 2.25 μ s, ratio burst-chrominance-amplitude 1/2.2.

ORDERING INFORMATION

EXTENDED			PACKAGE	
TYPE NUMBER	PINS	PIN POSITION	MATERIAL	CODE
TDA4651	28	DIL	plastic	SOT117 ⁽¹⁾
TDA4651WP	28	PLCC	plastic	SOT261CG ⁽²⁾

Note


- 1. SOT117-1; 1996 November 25.
- 2. SOT261-2; 1996 November 25.



PINNING

SYMBOL	PIN	DESCRIPTION
–(R–Y) _o	1	–(R–Y) output
–(R–Y) _{DE}	2	(R-Y) de-emphasis
–(B–Y) _o	3	–(B–Y) output
–(B–Y) _{DE}	4	(B-Y) de-emphasis
–(B–Y) _{CL}	5	(B-Y) clamping
–(R–Y) _{CL}	6	(R-Y) clamping
SEC _{REF}	7	SECAM reference tuned circuit
	8	
	9	
	10	
GND	11	ground
CHR ₂	12	DC for ACC
V _P	13	supply voltage
C _{DC}	14	DC feedback

CHR ₁	15	chrominance input
C _{ACC}	16	automatic colour control
HUE	17	hue control
PLL	18	PLL time constant
OSC1	19	input for 7.15 MHz oscillator
C _{PLL}	20	PLL DC reference
OSC2	21	input for 8.86 MHz oscillator
NIDENT	22	NTSC identification
PIDENT	23	PAL/SECAM identification
SSC	24	super sandcastle pulse input
N ₀₁	25	NTSC (4.43 MHz) identification
N ₀₂	26	NTSC (3.58 MHz) identification
SEC ₀	27	SECAM identification
PAL ₀	28	PAL identification



FUNCTIONAL DESCRIPTION

The IC (see block diagram Fig.1) contains all functions required for the identification and demodulation of PAL, SECAM, NTSC 4.43 MHz and NTSC 3.58 MHz signals. When an unknown signal is fed into the input, the circuit has to identify the standard of the signal; to achieve this it has to switch on successively the appropriate input filter, crystal (8.8 or 7.2 MHz) and demodulator and finally, after having identified the signal, it has to switch on the colour and, in the event of NTSC reception, the hue control. The two colour difference signals -(R-Y) and -(B-Y)are available at the outputs. The identification circuit is able to discriminate between NTSC signals with colour carrier frequencies of 3.58 MHz or 4.43 MHz.

Chrominance amplifier

The chrominance amplifier has an asymmetrical input. The input signal has to be AC coupled (pin 15). The differential amplifier stage at the input is followed by the gain control stage and a differential amplifier with lateral PNP transistors having the function of a level shifter. The gain control stage consists of two ACC-rectifier circuits. One rectifier circuit is switched on during SECAM reception respectively during the SECAM part of the system-control-scanning (it is switched on during part of the burst gate pulse and it is disabled during the prolonged frame flyback); the other rectifier is switched on during the burst, when PAL or NTSC signals are received respectively during the PAL and NTSC parts of the system control scanning. The DC-potential of the symmetrical signal connections to the demodulators is kept at the same level by means of a working point control stage.

Reference oscillator

The reference oscillator for PAL and NTSC operates at twice the colour carrier frequency. It is followed by a divider stage, providing the (R–Y) and (B–Y) reference signal with the correct phase relation to the PAL/NTSC demodulator and the identification part.

Demodulators

The demodulation of the colour signal requires three demodulators. Two are common for PAL and NTSC and one for the SECAM signals. In the event of NTSC reception, the symmetrical signal is fed into two differential amplifier stages with the correct gain and from there the signal is fed into two demodulators each consisting of four transistors. During NTSC reception the PAL switch between the differential amplifier of the (R-Y) channel and the corresponding demodulator is disabled. These transistors are switched on and off by the appropriate reference signals. In the event of PAL reception, the symmetrical signal is fed into the same differential amplifiers and the PAL switch is active. The SECAM demodulator is a combined demodulator for -(B-Y) and -(R-Y) with artificial black level being inserted alternately every second line and during line and field flvback. The load resistors of the demodulator are connected to two differential amplifiers, one for -(B-Y)

differential amplifiers, one for -(B-Y)and one for -(R-Y). The unwanted signals occurring every second line ((R-Y) in the -(B-Y) channel and (B-Y) in the -(R-Y) channel) are blanked.

TDA4651

Clamp

Behind the demodulators the signals are being filtered and the black level is clamped to a constant DC-level during the burst gate pulse. For the SECAM signals this happens every second line, when the appropriate artificial black level is present.

De-emphasis and output-buffer

Behind the clamping stages is the de-emphasis for the SECAM signals and just in front of the output stages are the colour killer and blanking stages. The blanking level is the same as the clamping level and the black level.

Identification

The identification part contains three demodulators.

The first is demodulating during PAL and NTSC identification or reception. It is active during the burst clamping only. The reference signal has the (R-Y)-phase. The second demodulator is demodulating during the SECAM identification or reception and is active during part of the burst clamping time. It uses the same signals as the SECAM demodulator that is not active during field flyback. These two demodulators are followed by a H/2 switch 'rectifying' the demodulated signal. The result is an identification signal (PIDENT) that is positive for a PAL signal during the PAL part of the scanning, for a SECAM signal during the SECAM part of the scanning and for a PAL signal during the NTSC 4.43 part of the scanning. If the PIDENT is positive during the SECAM part of the scanning, the scanner switches back to the PAL part of the scanning in order to prevent that a PAL signal is erroneously identified as a SECAM signal (PAL priority).

If then the P_{IDENT} is not positive, the scanner returns to SECAM part and remains there until the P_{IDENT} is

Philips Semiconductors

Multistandard colour decoder with negative colour difference output signals

positive again. In the event of a field frequency of 60 Hz the signal cannot be identified as a SECAM signal, even if the P_{IDENT} is positive. If the H/2 signal is of the wrong polarity, the identification signal is negative and the H/2 flip-flop is set to the correct phase.

The third demodulator is demodulating during NTSC identification or reception only. It is active during the burst clamping time. The resulting identification signal (N_{IDENT}) is positive for PAL and NTSC 4.43 MHz signal during the NTSC 4.43 part of the scanning and for NTSC 3.58 MHz signal during the NTSC 3.58 part of the scanning. The reference signal has the (B-Y) phase. The two identification signals allow an unequivocal identification of the received signal. If a signal has been identified, the scanning is stopped and after a delay time the colour is switched on.

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V _P	supply voltage (pin 13)	-	13.2	V
VI	input voltage range at pins 1, 3, 17 and 24 to 28	0	VP	V
lo	output current (pins 1 and 3)	-	-5	mA
I _{I/O}	input/output current (pin 25 to 28)	-	-5	μA
T _{amb}	operating ambient temperature range	0	+70	°C
T _{stg}	storage temperature range	-25	+150	°C
P _{tot}	total power dissipation			
	SOT117	-	1.4	W
	SOT261CG	-	1.1	W

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
R _{th j-a}	from junction to ambient in free air	
	SOT117	37 K/W
	SOT261CG	70 K/W

TDA4651

CHARACTERISTICS

All voltages are measured to GND (pin 11); $V_P = 12 \text{ V}$; chrominance input signal $V_{15(p-p)} = 200 \text{ mV}$ (with 75% colour bar signal); $T_{amb} = +25 \text{ °C}$; measured in test circuit of Fig.1; unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _P	positive supply voltage		10.8	12	13.2	V
I _P	supply current		50	60	80	mA
Chrominan	ce part			•		•
V _{i(p-p)}	input signal range (pin 15) (peak-to-peak value)	see note 1	20	200	400	mV
R _I	input resistance (pin 15)		8.5	10	11.5	kΩ
CI	input capacitance (pin 15)		-	4	5	pF
Demodulat	or part (PAL/NTSC)		·			
V _{1(p-p)}	colour difference –(R–Y) output signal (peak-to-peak value)	see note 2				
		PAL	442	525	624	mV
<u></u>		NTSC	370	440	523	mV
V _{3(p-p)}	colour difference –(B–Y) output signal (peak-to-peak value)	see note 2			704	
		PAL	559	665	791	mV
	annord of rotio of colour difference	NTSC	468	557	662	mV
V ₁ /V ₃	spread of ratio of colour difference signals (R-Y)/(B-Y)	at nominal phase of hue control	_	-	±5	%
V ₁ /V ₁	spread of signal ratio PAL/NTSC	at nominal phase of hue control	-	-	±1	dB
m	signal linearity	$V_{1(p-p)} = 0.8 \text{ V} - (\text{R}-\text{Y})$	0.8	_	-	
		V _{3(p-p)} = 1.0 V -(B-Y)	0.8	_	-	
V _{1,3}	DC output level	proportional to V _P	6.3	6.8	7.3	V
	H/2 ripple at CD outputs	without colour bars	_	_	10	mV
V _{1, 3(p-p)}	residual carrier at CD outputs	4.43 MHz	-	-	10	mV
	(peak-to-peak value)	8.87 MHz	_	-	30	mV
Z _{1,3}	output impedance		_	-	200	Ω
Demodulat	or part (SECAM) (see note 3)					
V _{1(p-p)}	colour difference –(R–Y) output signal (peak-to-peak value)	every second line blanked	0.88	1.05	1.25	V
V _{3(p-p)}	colour difference –(B–Y) output signal (peak-to-peak value)	every second line blanked	1.12	1.33	1.58	V
V _{1,3}	DC output level	proportional to V _P	6.3	6.8	7.3	V
	H/2 ripple at CD outputs	without colour bars; every second line blanked	-	-	10	mV
V _{1,3(p-p)}	residual carrier at CD outputs	4.43 MHz	-	-	30	mV
	(peak-to-peak value)	8.87 MHz	-	-	30	mV
ΔV1,3/ΔV _P	shift of demodulated fo levels relative to	with supply voltage	-	-	3	mV/V
$\Delta V_1 / \Delta T$	blanking level	with temperature	_	0.16	-	mV/K
$\Delta V_3 / \Delta T$	7		_	-0.25	_	mV/K

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Hue contro	l part		-			
φ	phase shift of reference carrier relative to phase at $V_{17} = 3 V$	V ₁₇ = 2 V	-30	-40	-	deg
	phase shift of reference carrier	V ₁₇ = 3 V	_	0	±5	deg
	phase shift of reference carrier relative to phase at $V_{17} = 3 V$	V ₁₇ = 4 V	30	40	-	deg
V ₁₇	internal bias voltage	see note 4	_	3	-	V
	switching voltage for oscillator adjustment	burst OFF; colour ON	0	-	0.5	V
	switching voltage for forced colour ON	hue OFF; colour ON	5.5	-	V _P	V
R ₁₇	input resistance		4.25	5.0	5.75	kΩ
Reference	oscillator (PLL) (see note 5)				•	·
R _{19,21}	input resistance		-	350	-	Ω
C _{19,21}	input capacitance		-	-	10	pF
f _c	catching range	at 4.43 MHz	±400	-	-	Hz
		at 3.57 MHz	±330	-	-	Hz
Identificatio	on part (see note 6)	•				•
V _{25 to 28}	switching voltages	control voltage OFF state	-	0.05	0.5	V
		control voltage ON state; during scanning	2.35	2.45	2.55	V
		control voltage ON state; internal forced	5.6	5.8	6.0	V
		control voltage ON state; external forced	9.0	-	V _P	V
I _{25 to 28}	output currents		_	-	-3	mA
t _d	delay time for system hold		2	-	3	cycles
	delay time for colour ON		2	-	3	cycles
	delay time for colour OFF		0	-	1	cycles
t _s	scanning time for each standard	see note 7	-	4	-	cycles
Super sand	Icastle pulse detector (see note 8)					
V ₂₄	input pulse amplitude		7.7	_	VP	V
	input voltage pulse levels to separate	pulse ON	1.3	1.6	1.9	V
	V and H blanking pulses	pulse OFF	1.1	1.4	1.7	V
	voltage pulse amplitude		2.0	2.5	3.0	V
	input voltage pulse levels to separate	pulse ON	3.3	3.6	3.9	V
	H blanking pulse	pulse OFF	3.1	3.4	3.7	V
	voltage pulse amplitude		4.1	4.5	4.9	V
	input voltage pulse levels to separate	pulse ON	6.2	6.6	7.0	V
	burst gating pulse	pulse OFF	6.0	6.4	6.8	V
	input voltage	during line scan	_	-	1.0	V
I ₂₄	input current	during line scan	-	-	-100	μA

Notes to the characteristics

- 1. With 20 mV, 3 dB decrease of the output signal is allowed. The level shift at demodulated f₀ relative to blanking level is less than 5 mV.
- Burst key width for PAL 4.3 μs, for NTSC 3.6 μs Burst width for PAL and NTSC 2.25 μs, ratio burst chrominance amplitude 1/2.2.
- 3. For the SEC+AM standard, amplitude and H/2 ripple content of the CD signals (R-Y) and (B-Y) depend on the characteristics of the external tuned circuit at pins 7 to 10. The resonant frequency of the external tuned circuit must be adjusted such that the demodulated f_o voltage level is zero in the -(B-Y) output channel at pin 3. Now it is possible to adjust the quality of the external circuit such that the demodulated f_o voltage level is zero in the -(B-Y) output channel at pin 3. Now it is possible to adjust the quality of the external circuit such that the demodulated f_o voltage level is zero in the -(R-Y) output channel at pin 1. If necessary, the f_o voltage level in the -(B-Y) output channel must be readjusted to zero by the coil of the tuned circuit. The external capacitors at pins 2 and 4 (each 220 pF) are matched to the internal resistances of the de-emphasis

The external capacitors at pins 2 and 4 (each 220 pF) are matched to the internal resistances of the de-emphasis network such that every alternate scanned line is blanked.

- 4. Pin 17 open-circuit; proportional to supply voltage.
- The f_o frequencies of the 8.8 MHz crystal at pin 21, and the 7.2 MHz crystal at pin 19, can be adjusted when the voltage at pin 17 is less than 0.5 V (burst OFF), thus providing double subcarrier frequencies of the chrominance signal.
- 6. Switching voltages for chrominance filters and crystals:


at pin 28 for PAL at pin 27 for SECAM at pin 26 for NTSC (3.58 MHz) at pin 25 for NTSC (4.43 MHz).

- 7. The inquiry sequence for the standard is: PAL SECAM NTSC (3.58 MHz) NTSC (4.43 MHz). PAL has priority with respect to SECAM, etc.
- 8. The super sandcastle pulse is compared with three internal threshold levels which are proportional to V_P.


 Table 1
 Specification of quartz crystals in HC-49/U13 holder; standard application.

SYMBOL	PARAMETER	VAI	JUE	UNIT
		43221430405	43221430418	
f _n	nominal frequency	8.867238	7.159090	MHz
CL	load capacitance	2	0	pF
Δf_n	adjustment tolerance of fn at +25 °C	<u>±</u> 4	40	ppm
R _{dld max}	in the drive level range between 10^{-12} W and 1.0×10^{-3} W, the 100 50 resonance resistance may not exceed (at +25 °C) the value of $R_{dld max}$		50	Ω
R _n	resonance resistance of unwanted response	2R _{r (1}	Ω	
C ₁	motional capacitance (±20%)	22	19.5	fF
C ₀	parallel capacitance (±20%)	5.5	4.4	pF
Т	operating temperature range	-10 to +60		°C
Δf_n	frequency tolerance over temperature range	±25		ppm
R _r	maximum resonance resistance over temperature range	6	0	Ω

MED642 Θ 5 ᢕ᠆᠐ ЪΦ Ş)-0 Ъ Θ D ŝ ⊖-0 -0 = -0 ᠳ᠐ᢩ \ominus 8 -0 Fig.4 Internal circuits.) о (-0 \supset n -0 n








August 1993

PACKAGE OUTLINES

DIP28: plastic dual in-line package; 28 leads (600 mil)



1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	ENCES		EUROPEAN PROJECTION ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ			
SOT117-1	051G05	MO-015AH				92-11-17 95-01-14

TDA4651

SOT117-1

TDA4651

PLCC28: plastic leaded chip carrier; 28 leads



SOT261-2

TDA4651

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

DIP

SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg max}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than $300 \,^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

PLCC

REFLOW SOLDERING

Reflow soldering techniques are suitable for all PLCC packages.

The choice of heating method may be influenced by larger PLCC packages (44 leads, or more). If infrared or vapour phase heating is used and the large packages are not absolutely dry (less than 0.1% moisture content by weight), vaporization of the small amount of moisture in them can cause cracking of the plastic body. For more information, refer to the Drypack chapter in our *"Quality Reference Handbook"* (order code 9397 750 00192).

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 $^{\circ}$ C.

WAVE SOLDERING

Wave soldering techniques can be used for all PLCC packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

TDA4651

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
more of the limiting values of the device at these or at	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification limiting values for extended periods may affect device reliability.
Application information	

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.