TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC9446FG

Audio Digital Processor for Decode of Dolby Digital (AC-3), MPEG2 Audio

TC9446FG is the various digital signal processor for decoding. It contains the decode processing program which embraced encoding signals, such as Dolby Digital (AC-3)/Pro Logic (Note 1), MPEG2 audio and DTS (Note 2).

Decoding of Dolby Digital or MPEG2 audio is made with a single chip. Moreover, an external memory can be connected to the TC9446FG to decode DTS.

Features

- Dolby digital (AC-3) or MPEG2 audio decode Acceptable bit rate upto 640 kbps
- Audio interface

4 output port, 2 input port (2 port of LRCK and BCK) DIR (digital audio interface receiver) built-in DIT (digital audio interface transmitter) built-in DIR and DIT are available upto 96 kHz sampling of 2 channel

- Operating clock: DLL oscillator upto 6th times for DSP clock
- Instruction cycle: 20 ns/1 instruction at 50 MIPS operation
- DSP

Processor: 24 bit × 24 bit + 51 bit multiplier and adder, 51 bit ALU Data bus: 24 bit × 3 Data RAM: 12 k word Coefficient ROM: 4 k word Program ROM: 12 k word Program RAM: 128 word

- MCU interface: Serial interface or I²C bus interface
- Others

It is possible to connect external RAM, 256 k or 1 M SRAM

External interruption input terminal

Flag input terminal: 4 inputs

General-purpose output port: 8 outputs (The ports can be used as interrupt outputs to MCU and logic control outputs.)


incorrect operation detect

- Operating Voltage: 3.0 ± 0.3 V
- In CMOS structure and high-speed processing
- 100 pin flat package design


Note 1: "Dolby", "Pro Logic", and the double-D symbol are trademarks of Dolby Laboratories.

Note 2: "DTS" and "DTS Digital Surround" are registered trademarks of Digital Theater Systems, Inc.


Note 3: Since this product has a weak terminal in serge voltage, please advise handling it enough.



Weight: 1.57 g (typ.)



Block Diagram



Pin Functions

Pin No.	Symbol	I/O	Description of Pin Functions	Remarks
1	RST	I	Reset signal input terminal (L: reset, H: normal operation)	Pull-up resistor, Schmitt input
2	MIMD	I	Mode select input for MCU interface (L: serial, H: I ² C bus)	Pull-down resistor, Schmitt input
3	MICS	I	Chip select input for MCU interface	Schmitt input
4	MILP	I	Latch pulse input for MCU interface	Schmitt input
5	MIDIO	I/O	Data input and output for MCU interface	Schmitt input/ Open-drain output
6	MICK	I	Clock input for MCU interface	Schmitt input
7	MIACK	0	Acknowledge output for MCU interface	
8	FI0	I	Flag input 0	Pull-up resistor, Schmitt input
9	FI1	I	Flag input 1	Pull-up resistor, Schmitt input
10	FI2	I	Flag input 2	Pull-up resistor, Schmitt input
11	FI3	I	Flag input 3	Pull-up resistor, Schmitt input
12	RQ	I	Interruption input	Pull-down resistor, Schmitt input
13 V	SS	— D	igital ground	
14	LRCKA	I	LR clock input-A for audio interface	Schmitt input
15	BCKA	I	Bit clock input-A for audio interface	Schmitt input
16	SDO0	0	Data output-0 for audio interface	
17	SDO1	0	Data output-1 for audio interface	
18	SDO2	0	Data output-2 for audio interface	
19	SDO3	0	Data output-3 for audio interface	
20	LRCKB	I	LR clock input-B for audio interface	Schmitt input
21	BCKB	I	Bit clock input-B for audio interface	Schmitt input
22	SDI0	I	Data input-0 for audio interface	Schmitt input
23	SDI1	I	Data input-1 for audio interface	Schmitt input
24 V	DD	_	Digital power supply	
25	LRCKOA	0	LR clock output-A for audio interface	
26	BCKOA	0	Bit clock output-A for audio interface	
27	TEST0	I	Test input-0 (L: test, H: normal operation)	Pull-up resistor, Schmitt input
28	TEST1	I	Test input-1 (L: test, H: normal operation)	Pull-up resistor, Schmitt input
29	LRCKOB	0	LR clock output-B for audio interface	
30 B	CKOB	0	Bit clock output-B for audio interface	
31 T	ХО	0	SPDIF output	
32	TEST2	I	Test input-2 (L: test, H: normal operation)	Pull-up resistor, Schmitt input
33	TEST3	I	Test input-3 (L: test, H: normal operation)	Pull-up resistor, Schmitt input
34	RX	I	SPDIF input	Schmitt input
35 V	SS	— D	igital ground	

Pin No.	Symbol	I/O	Description of Pin Functions	Remarks
36	TSTSUB0	I	Test sub input-0 (L: test, H: normal operation)	Pull-up resistor, Schmitt input
37	FCONT	0	Frequency control output for VCO circuit	Tri-state output
38	TSTSUB1	I	Test sub input-1 (L: test, H: normal operation)	Pull-up resistor, Schmitt input
39	TSTSUB2	Ι	Test sub input-2 (L: test, H: normal operation)	Pull-up resistor, Schmitt input
40	PDO	0	Phase detect signal output	Tri-state output
41 V	DDA	—	Analog power supply	
42	PLON	I	Clock selection input (L: external clock, H: VCO clock)	Pull-up resistor, Schmitt input
43	AMPI	I	Amplifier input for Low pass filter	
44	AMPO	0	Amplifier output for Low pass filter	
45	CKI	I	External clock input	
46 V	SSA	— A	nalog ground	
47 CI	K O	0	DIR clock output	
48 L	OCK	0	VCO lock output	
49 V	SS	_	Digital ground	
50	WR	0	Write signal output for external SRAM	
51	ŌĒ	0	Enable signal output for external SRAM	
52	CE	0	Chip enable signal output for external SRAM	
53 V	DD		Digital power supply	
54	107	I/O	Data I/O-7 for external SRAM	Pull-up resistor
55	106	I/O	Data I/O-6 for external SRAM	Pull-up resistor
56	105	1/O	Data I/O-5 for external SRAM	Pull-up resistor
57	104	I/O	Data I/O-4 for external SRAM	Pull-up resistor
58	103	I/O	Data I/O-3 for external SRAM	Pull-up resistor
59	102	1/O	Data I/O-2 for external SRAM	Pull-up resistor
60	101	1/O	Data I/O-1 for external SRAM	Pull-up resistor
61	101	1/0	Data I/O-0 for external SRAM	Pull-up resistor
62 V		D		
63	SS AD0	0	Address output-0 for external SRAM	Pull-up resistor
64 65	AD1	0	Address output-1 for external SRAM	Pull-up resistor
65 66	AD2	0	Address output-2 for external SRAM	Pull-up resistor
66	AD3	0	Address output-3 for external SRAM	Pull-up resistor
67	AD4	0	Address output-4 for external SRAM	Pull-up resistor
68	AD5	0	Address output-5 for external SRAM	Pull-up resistor
69 70	AD6	0	Address output-6 for external SRAM	Pull-up resistor
70	AD7	0	Address output-7 for external SRAM	Pull-up resistor
71	V _{DD}	_	Digital power supply	
72	AD8	0	Address output-8 for external SRAM	Pull-up resistor
73	AD9	0	Address output-9 for external SRAM	Pull-up resistor
74	AD10	0	Address output-10 for external SRAM	Pull-up resistor
75	AD11	0	Address output-11 for external SRAM	Pull-up resistor
76	AD12	0	Address output-12 for external SRAM	Pull-up resistor
77	AD13	0	Address output-13 for external SRAM	Pull-up resistor

Pin No.	Symbol	I/O		Descriptio	on of Pin Functions	Remarks
78	AD14	0	Address output	-14 for external SI	Pull-up resistor	
79	AD15	0	Address output	-15 for external SI	Pull-up resistor	
80	AD16	0	Address output	-16 for external SI	Pull-up resistor	
81 V	SS	— D	igital ground	igital ground		
82	PO0	0	General output	port-0		Pull-up resistor
83	PO1	0	General output	port-1		Pull-up resistor
84	PO2	0	General output	port-2		Pull-up resistor
85	PO3	0	General output	port-3	Pull-up resistor	
86	PO4	0	General output	port-4	Pull-up resistor	
87	PO5	0	General output	port-5	Pull-up resistor	
88	PO6	0	General output	port-6	Pull-up resistor	
89	PO7	0	General output port-7			Pull-up resistor
90 V	DDDL	_	Power supply f	Power supply for DLL circuit		
91	LPFO	0	Low pass filter	Low pass filter output for DLL circuit		
92	DLON	I	DLCKS pin	DLON pin	DLL clock setting	Pull-up resistor
93	DLCKS	I	"L" "L" "Н"	"L" "H" "L"	SCKI input (DLL = off) 4^{th} times of XI clock 3^{rd} times of XI clock 6^{th} times of XI clock	Pull-up resistor
94	SCKO	0	ASP clock outp	ASP clock output		
95 V	SSDL	—	Ground for DLL	Ground for DLL circuit		
96	SCKI	I	External syster	n clock input		
97 V	SSX	—	Ground for crys	stal oscillator		
98	XO	0	Crystal oscillate	Crystal oscillator output		
99	XI	Ι	Crystal oscillate	Crystal oscillator input		
100 V	DDX	_	Digital power s	igital power supply		

Description of Operation

1. Micro Controller Interface

The TC9446FG can perform transmission and reception of serial data with a micro controller in the serial mode or the $\rm I^2C$ mode.

MIMD terminal performs a change in the serial mode and the I^2C mode, and input and output of data are performed at MSB first.

The use terminal and the function in the serial mode and the I^2C mode are shown in Table 1. The bit composition of a 24 bit command is shown in Table 2.

Note 4: This data sheet shows the general control method, refer to the program explanation data of an attached sheet for a detailed command list, the control method, etc.

Table 1 Use Terminal and Function in the Serial Mode and the I²C Mode

Tr	ansmission Mode	Serial Mode (MIMD = L)	I ² C Mode (MIMD = H)
Terminal	Input/Output	Functions	Functions
MICS I	nput (3-5 V)	Chip selection signal input	Not used (fixed "L")
MILP I	nput (3-5 V)	Latch pulse signal input	Not used (fixed "L")
MIDIO	Input (3-5 V)/Output (3 V)	Data input/output	Data input/output (SDA)
MICK I	nput (3-5 V)	Clock input	Clock input (SCL)
MIACK	Output (3 V)	Acknowledge signal output and out of control detection output	Out of control detection output

Note 5: MIDIO terminal needs pull-up resistance for the terminal exterior because of an open-drain output. When using it by I²C bus, pull-up resistance is required also for MICK terminal.

Note 6: The addresses of an I²C bus are write-in address 3Ah and read-out address 3Bh.

Table 2 Bit Composition of 24 Bit Command

Bit Assign	Functions	Remarks
23-8	16 bit address	Refer to the command list of the program explanation data sheet
7	Starting the incorrect operation detection output	Starting the incorrect operation detection output by "1"
6	Starting the program RAM boot	Starting the program RAM boot by "1"
5	Setting the soft reset	Setting the soft reset ON by "1"
4	Setting the Read/Write (R/W)	Setting the read by "1"
3-0	Setting the number of words for transmission	"0h"; a word ↓ "Fh"; 16 words

TC9446FG

2. Data Transmission Format

2-1. Se rial Mode Setting

2-1-1. Data Transmission Format in the Serial Mode


A data transmission format in the serial mode is shown in Figure 1.

After the data transmission at the time of the serial mode sets $\overline{\text{MICS}}$ signal to "L", fundamentally, it checks that MIACK signal is "L" and transmits a 24 bit command at MSB first.

However, it cannot transmit at the time of MIACK signal = "H".

Then, the word set up by the 24 bit command which the Read or Write (R/W) of 24 bit data of a number (1-16 word) is performed, and, finally, $\overline{\text{MICS}}$ si gnal is set to "H".

However, since there is a term when MIACK signal after transmission is set to "H" in a 24 bit command, at the time of Read, command transmission back also needs to check that MIACK signal is set to "L".





2-1-2. Data Transmission Method in the Serial Transmission Mode

1) Program boot and a program start

As for TC9446FG, RAM is assigned 128 words of program address 0000h-007Fh, and the interruption vector address is become 0000h-0009h.

Therefore, in order to operate TC9446FG, it needs to interrupt and a program needs to be booted to a vector address. In addition, a program load needs to be continuously performed to an interruption vector address to store a program in 000Ah-007Fh.

In order to perform program boot, the program RAM boot start bit and the soft reset bit in the 24 bit command transmitted after reset need to be set to "H". (command = 000060h) And, after command transmission, program data (40 bit) is divided into 20 bit of a higher rank/low rank, and it transmits by the low-rank stuffing of 24 bit data in the order of a higher rank (20 bit) and a low rank (20 bit).

Since a write-in address is made automatic (+1) from 0000h, if it transmits the required number of words and MICS is set to "H", program boot will complete it.

In addition, the write-in address of program boot always starts from 0000h.

A start of a program carries out and transmits the soft reset bit in a 24 bit command to "L", and is performed by setting MICS to "H", without performing data transmission.

The procedure of program boot and a program start is shown in Figure 2.





Figure 2 Procedure of Program Boot and Program Start

2) Write of 24 bit data

The number of words of data written in while data required for the 16 bit address in a 24 bit command is set up and R/W bit is set to "L", when writing in data from a MCU to TC9446FG during program operation is set up.

And, 24 bit data of the number required after transmitting a 24 bit command of words is written in. The procedure of the write of 24 bit data is shown in Figure 3.



It finished to write the data

Figure 3 Procedure of Write of 24 Bit Data

3) Read-out of 24 bit data

The number of words of data read while data required for the 16 bit address in a 24 bit command is set up and R/W bit is set to "H", when reading data of TC9446FG from a MCU during program operation is set up.

And, after transmitting a 24 bit command, MIACK = "L" is checked and 24 bit data of the required number of words is read.

MIACK = "L" is checked after command transmission for waiting to set data which should be read to data buffer. The procedure of read-out of 24 bit data is shown in Figure 4.




Figure 4 Procedure of Read-Out of 24 Bit Data

4) ON/OFF of soft reset


The case where a program is started after program boot, and in restarting a program, it performs ON/OFF of soft reset.

ON/OFF of soft reset are performed by carrying out and transmitting the bit of the soft reset in a 24 bit command to "H" (ON) and "L" (OFF).

Since data with which ON/OFF of soft reset follow a command is not required, it is made into $\overline{\text{MICS}}$ = "H" after 24 bit command transmission.

In addition, in order to return from a incorrect operation state, when turning ON soft reset, a 24 bit command can be transmitted irrespective of the state of MIACK signal.

The procedure of ON/OFF of soft reset is shown in Figure 5.



Soft reset ON/OFF

Figure 5 Procedure of ON/OFF of Soft Reset

5) Incorrect operation detection

Incorrect operation detection of the internal program of TC9446FG can be made to perform by setting the incorrect operation detection start bit in a 24 bit command to "H". As for this incorrect operation detection start bit, the reversal output only of the case of $\overline{\text{MICS}}$ te rminal = "H" is carried out from MIACK terminal.

And, since this incorrect operation detection start bit is periodically cleared by "L" when an internal program is operating normally, MIACK terminal at the time of $\overline{\text{MICS}}$ terminal = "H" is set to "H" from "L".

However, since it will stop being cleared if an internal program becomes a incorrect operation state, as for MIACK terminal at the time of $\overline{\text{MICS}}$ terminal = "H", the state of "L" will continue.

Thus incorrect operation detection of a program is attained by supervising MIACK terminal at the time of $\overline{\text{MICS}}$ terminal = "H". Moreover, although it checks that MIACK terminal is "L" after setting $\overline{\text{MICS}}$ terminal to "L" in case a MCU starts access to TC9446FG, MCU can judge that an internal program is a incorrect operation state, when the state of MIACK = "H" continues.

In addition, when a incorrect operation state is detected, it can return from a incorrect operation state by initializing by transmitting the soft reset command which the reset terminal was set to "L" or was mentioned above.

The procedure of incorrect operation detection is shown in Figure 6.




Figure 6 Procedure of Incorrect Operation Detection

2-2. I ²C Mode Setting

2-2-1. Data Transmission Format in I²C Mode

The foundations of a data transmission format in the $\rm I^2C$ mode are shown in Figure 7.

Fundamentally, the data transmission at the time of the I^2C mode checks that ACK bit is set to "L", after making I^2C Address (write = 3Ah) to transmission. However, at the time of "H", ACK bit performs Start Condition again, without performing STOP Condition, and transmits I^2C Address (3Ah). I^2C Transmit 24 bit command after Address transmission.

And, at the time of data Write of TC9446FG, Write of 24 bit data of the number (1-16 word) of words set up by 24 bit command is performed from a MCU, and, finally, END Condition is transmitted.

Moreover, it checks that transmit I^2C Address (read = 3Bh) from TC9446FG at the time of Read to a MCU, without performing END Condition after 24 bit command transmission, and ACK bit is set to "L".

However, at the time of "H", ACK bit performs Start Condition again, without performing STOP Condition, and transmits I²C Address (3Bh).


The word set up by 24 bit command after checking that ACK bit is "L". Although Read of 24 bit data of a number (1·16 word) is performed, as for the inside of Read, a MCU needs to set ACK bit to "L" for every 8-bit Read data.

And, only ACK bit added to the last 8 bits is set to "H", and STOP Condition is transmitted.

Moreover, at the time of transmission of only a 24 bit command which does not perform R/W of data, END Condition is transmitted after 24 bit command transmission.

In addition, in TC9446FG, polling of the access demand from a MCU is carried out every about 6 ms at the time of decode processing. Therefore, R/W of data from a MCU need to be performed at the interval of 6 ms or more.

At the time of Write-in, Read-out and a command only shows the transmission format to Figure 7 to Figure 10.





TC9446FG




Figure 10 Format Only a Command at the Time of Transmission.

2-2-2. The Data Transmission Method in I²C Mode

1) Program boot and a program start

As for TC9446FG, RAM is assigned 128 words of program address 0000h-007Fh, and the interruption vector address is become 0000h-0009h.

Therefore, in order to operate TC9446FG, it needs to interrupt at least and a program needs to be booted to a vector address.

In addition, a program load needs to be continuously performed to an interruption vector address to store a program in 000Ah-007Fh.

In order to perform program boot, the program RAM boot start bit and the soft reset bit in the 24 bit command transmitted after reset need to be set to "H". (command = 000060h)

And after command transmission, program data (40 bits) is divided into 20 bits of a higher rank/low rank, and it transmits by the low-rank stuffing of 24 bit data in the order of a higher rank (20 bits) and a low rank (20 bits).

Since a write-in address is made automatic (+1) from 0000h, if it transmits the required number of words and END Condition is transmitted, program boot will complete it.

In addition, the write-in address of program boot always starts from 0000h.

A start of a program is performed by carrying out and transmitting the soft reset bit in a 24 bit command to "L", and transmitting END Condition, without performing data transmission.

The procedure of program boot and a program start is shown in Figure 11.




Figure 11 Procedure of Program Boot and Program Start

2) Write of 24 bit data

The number of words of data written in while data required for the 16 bit address in a 24 bit command is set up and R/W bit is set to "L", when writing in data from a MCU to TC9446FG during program operation is set up.

And, 24 bit data of the number required after transmitting a 24 bit command of words is written in. In addition, completion of internal taking in of write-in data requires the time of about 6 ms of the maximum from END Condition.

Therefore, access of a next MCU needs to keep the term for about 6 ms after END Condition transmission.

The procedure of the write of 24 bit data is shown in Figure 12.




Figure 12 Procedure of Write of 24 Bit Data

3) Read of 24 bit data

The number of words of data read while data required for the 16 bit address in a 24 bit command is set up and R/W bit is set to "L", when reading data of TC9446FG from a MCU during program operation is set up.

And, after transmitting a 24 bit command, $I^{2}C$ Address is set to 3Bh after the term progress for about 6 ms, and it transmits with START Condition. Then, 24 bit data of the required number of words is read.

Although ACK bit of a data Read term needs to give "L" from a MCU, it needs to set only ACK bit added to last 8 bit data to "H".

This is because the Basra in of SDA where TC9446FG are the master is opened wide and a MCU can transmit STOP Condition.

In addition, the term progress for about 6 ms after command transmission is for waiting to set data which should be read to data buffer of TC9446FG.

The procedure of read-out of 24 bit data is shown in Figure 13.




Figure 13 Procedure of Read-Out of 24 Bit Data

<u>TOSHIBA</u>

4) ON/OFF of soft reset

The case where a program is started after program boot, and in restarting a program, it performs ON/OFF of soft reset. ON/OFF of soft reset are performed by carrying out and transmitting the bit of the soft reset in a 24 bit command to "H" (ON) and "L" (OFF).

Since data with which ON/OFF of soft reset follows a command is not required, STOP Condition is transmitted after 24 bit command transmission.

In addition, in order to return from a incorrect operation state, when turning ON soft reset, it is also possible to transmit a 24 bit command irrespective of the state of ACK bit.

The procedure of ON/OFF of soft reset is shown in Figure 14.




Figure 14 Procedure of ON/OFF of Soft Reset

5) Incorrect operation detection

Incorrect operation detection of the internal program of TC9446FG is judged by the existence of the reaction to the access demand from a MCU. Therefore, R/W of data need to be performed from a MCU to TC9446FG at the interval of about 6 ms or more.

ACK bit is set to "L", when the following access demand opens the interval of about 6 ms or more and is performed, since R/W of data were performed between about 6 ms back to the access demand from a MCU when TC9446FG were operating normally.

However, if TC9446FG become a incorrect operation state, even if it is going to stop receiving the access demand from a MCU, it is going to open the interval of about 6 ms or more and MCU is going to make it access again, it will become a state ACK bit is "H" continued.

A MCU can perform incorrect operation detection by seeing this ACK bit.

That is, since TC9446FG are in a incorrect operation state when it is "H" fixation, even if ACK bit passes about 6 ms or more, ACK bit is disregarded, soft reset is turned ON, and each setup of TC9446FG is performed again.

<u>TOSHIBA</u>


3. Setting Procedure Until it Starts Decode Program Operation

Setting procedure until it starts operation of the decode program built in TC9446FG is shown below. First, 10 words program data is transmitted in the program boot mode after release of the power-on reset at the time of a power-supply injection.

However, when there is a program required for others, program data of a maximum of 128 words can be transmitted.

And, if the command of soft reset-off is transmitted, a program will begin to operate and decode will be started by transmitting addresses of the write-in command shown in an attached sheet (the program explanation data) after that 9 words of 0000h-0008h.

Procedure until it starts operation of a decode program to Figure 15 is shown.



Starting of decode

Figure 15 Procedure to Decode Program Operation Start

Note 7: Internal RAM is cleared, in order to muting for output, after transmitting a setup of command 0003h "decode off" in the case of AC-3 decoder program. Please transmit following data after checking that ACK is set to "L" from "H", since such a case has the time for about 23 ms (maximum) in this processing. If processing of the internal RAM clearance by the "decode off" command is completed, it will return at the waiting time for 1 or less ms.

In addition, according to the kind of decode program, please transmit following data after checking that ACK is set to "L" from "H", since the waiting time which the data transmission at the time of decode on/off takes differs.

4. Read/Write of Command

Write and a read of command change with decode programs built in. For details, please refer to program explanation data.

5. Di gital Audio Interface (DIR/DIT)

1) A setup of DIR/DIT

The digital reception recovery (DIR) for the audio interfaces and the abnormal-conditions transmission (DIT) based on CEI "IEC958 standard" and the JEITA "CP-1201 standard" are built in. DIR corresponds to the input of 96 kHz sampling (2 channels). Please refer to program explanation data about the various contents of a setting of DIR/DIT.

2) VCO oscillation and PLL

Since VCO oscillation circuit is built in, PLL circuit can consist of connecting an external low path filter simply. VCO oscillation circuit and the example of composition of PLL are shown in Figure 16.





Figure 16 VCO Oscillation Circuit and Example of Composition of PLL

3) DI R input part

When you input a signal into DIR, please be sure to input, as shown in Figure 17 through a signal amplification circuit, a 5 V-3 V conversion circuit, etc.





4) Lo ck detection

When VCO circuit locks LOCK terminal and it is operating, "H" level is outputted and "L" level is outputted at the time of the Ann lock. At the time of the Ann lock, latch operation of reception recovery data and channel status is stopped, and it holds last value. If the state of a no error continues the time of the following table, LOCK terminal will be set to "H" level and a reception recovery will be started.




Figure 18 Internal Operation Timing at Time of Error

Table 3 Release Time After the Lock Detection Operation	Table 3	Release Time After the Lock Detection Ope	eration
---	---------	---	---------

Sampling Frequency (kHz)	Data of Receiving Demodulation t_A (ms)	Channel Status t _B (ms)
32	384.0	288.0
44.1	278.6	209.0
48	256.0	192.0
96	128.0	96.0

5) N on-inputted detection

When existence of the edge of the input signal from RX terminal is detected and there is no fixed time edge, VCO oscillation operates by free run. Since VCO oscillation frequency and CKO terminal output are set to about 80 MHz, please change it to an external clock automatically by the internal program at the time of less inputting, or choose XI input by setup of command register.

Sampling Frequency (kHz)	Time of Last Edge (ms)
32	approx. 1000
44.1	approx. 750
48	approx. 700
96	approx. 350

Table 4 Non-Inputted Judgment Time of Input Signal

6) Miss lock detection

By comparing the input signal and the oscillation frequency from RX terminal, a Miss lock is detected and the signal for escaping from a miss lock is outputted from FCONT terminal.




Figure 19 Miss Lock Detection Operation Timing

6. DSP Part Clock Generating Circuit

It is the circuit which generates a clock required in order to operate a decode program. DLL circuit can generate the DLL clock of a crystal oscillation clock.

DLL circuit and a crystal oscillation circuit block are shown in Figure 20.




Figure 20 Crystal Oscillation Circuit and DLL Circuit Block

DLL oscillation clock can be chosen with DLCKS terminal and DLON terminal, as shown in Table 5.

DLCKS Terminal (93 pin)	DLON Terminal (92 pin)	DLL Oscillation Clock
"L"	"L"	SCKI input (DLL = off)
"L"	" H "	XI input * 4 th times
"H"	"上"	XI input * 3 rd times
"H"	"H"	XI input * 6 th times

Table 5 S etup of DLL Circuit

When DLCKS terminal and DLON terminal are "L", the external clock input from SCKI terminal is chosen.

An internal clock of operation is a half divided clock of the DLL clock, and processing speed can correspond a maximum of 75 MIPS. The clock outputted from DLL circuit should choose a crystal oscillation clock to be set to less than 150 MHz. The example of DLL clock by the crystal oscillation clock is shown in Table 6.

Crystal Oscillation Clock	6 th Times Clock	4 th Times Clock	3 rd Times Clock
12.288 MHz	73.728 MHz	49.152 MHz	38.864 MHz
(48 kHz*256)	(36 MIPS operation)	(24 MIPS operation)	(18 MIPS operation)
18.432 MHz	110.592 MHz	73.728 MHz	55.296 MHz
(48 kHz*384)	(55 MIPS operation)	(36 MIPS operation)	(27 MIPS operation)
24.576 MHz	147.456 MHz	98.304 MHz	73.728 MHz
(48 kHz*512)	(73 MIPS operation)	(49 MIPS operation)	(36 MIPS operation)
25.00 MHz	to 150 MHz	100.00 MHz	75.00 MHz
(asynchronous)	(75 MIPS operation)	(50 MIPS operation)	(37 MIPS operation)
27.00 MHz	Neteveilable	108.00 MHz	81.00 MHz
(asynchronous)	Not available	(54 MIPS operation)	(40 MIPS operation)
30.0 MHz	Neteveilable	to 120 MHz	90.00 MHz
(asynchronous)	Not available	(60 MIPS operation)	(45 MIPS operation)
36.864 MHz	Notovollabla		110.592 MHz
(48 kHz*768)	Not available	Not available	(55 MIPS operation)

Table 6 Crystal Oscillation Clock and DLL Clock

Note 8: Crystal oscillation clock is as asynchronous as the system clocks (AD converter, DA converter, etc.) of external LSI. A case needs to input the clock oscillated externally into CKI terminal, and needs to synchronize with them.

7. Flag Input (FI0-FI3 terminal)

It is used when inputting a flag from a MCU. However, a function changes with built-in programs. FI0 to FI3 terminal should fix each terminal to "H", or since pull-up resistance is built in, when not being specified by the program, please it be open and be used for it.

8. Interruption Input (IRQ terminal)

It is used when interrupting and inputting from a MCU. However, operation changes with built-in programs. IRQ terminal should fix a terminal to "L", or since pull down resistance is built in, when not being specified by the program, please it be open and be used for it.

9. General-Purpose Output Terminal (PO0-PO7 terminal)

It can be used when carrying out logic control of the case where it is used as an interruption output to the flag and the MCU for detection of internal operation, or the external LSI. However, the function and operation of a terminal change with built-in programs. Since PO0-PO7 terminal contains pull-up resistance, when not being specified by the program, please carry out and use each output terminal for opening.

At the time of a power-supply injection, the output of a general-purpose output terminal becomes unfixed. "L" level will be outputted if it initializes with a reset terminal.


10. External SRAM Connection


It can be used by the ability of able to connect external SRAM to processing of data tables, such as coefficient data, or data delay.


The function of the terminal for external SRAM control is shown in Table 7. Moreover, the example of connection of external SRAM is shown in Figure 21.

Table 7	Function of Terminal for External SRAM Control
---------	--

Terminal Name	Functions
WR terminal	Write signal output terminal for external SRAM
OE terminal	Output enable signal output terminal for external SRAM
CE terminal	Chip enable signal output terminal for external SRAM
IO0 to IO7 terminal	Data input/output terminal for external SRAM (8 bit I/O) It is 3 rd times accessing at 24 bit I/O.
AD0 to AD16 terminal	Address output terminal for external SRAM It can access to address 00000h to 20000h.










Figure 21 Example of Connection of External SRAM

11. Serial Data Input-and-Output Terminal

Since two terminals (SDI0 and SDI1 terminal) are prepared for an audio serial data input and four terminals (SDO0-SDO3 terminal) are prepared for an output, the connection with external AD/DA converter LSI is easy.

Although an input terminal (SDI0, SDI1, LRCKA, BCKA, LRCKB, and BCKB terminal) can be inputted by 3-5 V, an output terminal (SDO0-3, LRCKOA, BCKOA, LRCKOB, and BCKOB terminal) is outputted by 3 V. Therefore, when the input terminal of external LSI does not correspond to TTL level input, please carry out level conversion using a level shifter circuit etc.

Figure 22 the example of connection of AD/DA converter is shown. However, when an input-and-output signal has the same sampling frequency, it is restricted. Since a sampling frequency differs when the signal of 2 fs is inputted and it outputs a signal by 1 fs, the connection method needs to be changed.






Figure 22 Example of AD/DA Converter Connection

12. Example of Processing of Dolby Digital (AC-3) (Note 9) Decoder




Note 9: "Dolby","Pro Logic", and the double-D symbol are trademarks of Dolby Laboratories.

13. Example of System Application



14. Example of Application Circuit



 V_{DDX} and V_{SSX} line which the *-mark attached should dissociate and connect with other V_{DD} and V_{SS} line.

Note 10: According to the diving noise of outside which receives a power supply line and GND line, etc., or jitters of the input signal, and other operating conditions (power-supply voltage, temperature conditions, etc.), the lock of PLL may separate from this product and it may become unstable.

Please determine constant value according to the characteristic of a circuit in the case of use of this product. In addition, the constant value in the example of an application circuit is for explaining operation of this product, and application, and does not offer a guarantee of operation.

Maximum Ratings (Ta = 25°C)

Characteristics Sy	mbol	Rating	Unit
Power supply voltage	V _{DD}	-0.3 to +4.0 V	
Input voltage-1	V _{IN1}	-0.3 to V _{DD} + 0.3	V
Input voltage-2	V _{IN2}	-0.3 to V _{DD} + 3.0 (Note 11)	v
Power dissipation	P _D 15	00	mW
Operating temperature	T _{opr}	–40 to +85 $^\circ$	С
Storage temperature	T _{stg}	-55 to +150	°C

Note 11: MICS, MILP, MIDIO, MICK, LRCKA, BCKA, LRCKB, BCKB, SDI0, SDI1, RX (schmitt input terminals)

Electrical Characteristics

(unless otherwise specified, Ta = 25°C, V_{DD} = V_{DDX} = V_{DDA} = V_{DDDL} = 3.3 V)

DC Characteristics

Characteristics Sy	mbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Operating power supply voltage-1	V _{DD1}	_	$\label{eq:tau} \begin{array}{l} Ta = -40 \text{ to } +85^\circ\text{C}, \\ f_{opr} \leq 140 \text{ MHz} \end{array}$	3.0 3.	3 3.	6	V
Operating power supply voltage-2	V _{DD2}	_	$\label{eq:tau} \begin{array}{l} Ta = -40 \ to \ +85^{\circ}C, \\ f_{opr} > 140 \ MHz \end{array}$	3.1 3.	3 3.	6	V
Operating frequency range-1	f _{opr1}	_	DLL oscillation frequency (4 th times)		<u> </u>	0	MHz
Operating frequency range-2	f _{opr2}	_	DLL oscillation frequency (6 th times), At $f_{opr} > 140$ MHz, $V_{DD} = 3.1$ to 3.6 V.		— 15	0	MHz
Power supply current	I _{DD}		$f_{opr} = 150 \text{ MHz} 75 \text{ MIPS}$ operating	— 11	0	160	mA

Clock Terminals

Input voltage	"H" level	V _{IH1}	— 2.	XI pin, (Note 14)	5	_		V
input voltage	"L" level	V _{IL1}			/		— 0 .	8	v
Output current	"H" level	I _{OH1}	_	V _{OH} = 2.8 V	XO pin	_		-8	mA
Output current	"L" level	I _{OL1}		$V_{OL} = 0.5 \ V$	XO pin	15	_	_	

Note 14: CKI, SCKI (CMOS input terminals)

		-					
Characteristics Sy	mbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit

Input Terminals

Input voltage	"H" level	V _{IH2}	— 2 .	(Note 11), (Note	e 12), (Note 13),	8	_	_	V
input voltage	"L" level	V _{IL2}	_	(Note 15)		_	— 0 .	5	v
Input leakage	"H" level	Ι _{ΙΗ}	_	$V_{IN} = V_{DD}$	(Note 11), (Note 12), (Note 15), AMPI pin	_	Ι	±10	μA
current	"L" level	Ι _{ΙL}	_	V _{IN} = 0 V	(Note 11), (Note 13) AMPI pin		_	±10	-

Output Terminals

Output current	"H" level	I _{OH2}		$V_{OH} = 2.8 V$	(Note 15), (Note 16),			-8	mA
Output current	"L" level	I _{OL2}		$V_{OL} = 0.5 V$	(Note 17)	15	_		ШA
Output current	"H" level	I _{OH3}	—	V _{OH} = 2.8 V	AMPO pin		_	-1	mA
Output current	"L" level	I _{OL3}	_	$V_{OL} = 0.5 \ V$		1	_	_	

3-State Output Terminals

Output current	"H" level	I _{OH4}	_	$V_{OH} = 2.8 \text{ V}$			_	-8	mA
output current	"L" level	I _{OL4}	V	_{OL} = 0.5 V	FCONT,	15			110 (
Output off leakage	current	I _{OZ4}	_	$\begin{array}{l} V_{OH} = V_{DD}, \\ V_{OL} = 0 \ V \end{array}$	P _D pins			±10	μA

Open-Drain Output Terminals

Output current	"L" level	I _{OL6}	_	$V_{OL} = 0.5 V$		20	_	— m/	A .
Output off leakage	current	I _{OL6}		$\begin{array}{l} V_{OH} = V_{DD}, \\ V_{OL} = 0 \ V \end{array}$	MIDIO pin			±10	μA

Pull-Up Resistor and Pull-Down Resistor Built-In Terminals

Pull-up resistor	Rup	_	$V_{IN} = 0 V$	(Note 12), (Note 15), (Note 16)	45	— 75		kΩ
Pull-down resistor	Rdwn		$V_{IN} = 3.3 \ V$	(Note 13)	55	_	85	kΩ

Note 11: MICS, MILP, MIDIO, MICK, LRCKA, BCKA, LRCKB, BCKB, SDI0, SDI1, RX (schmitt input terminals)

Note 12: RST, TSTSUB0 to 2, TEST0 to 3, PLON, DLON, DLCKS, FI0 to 3 (schmitt input terminals with pull-up resistor)

Note 13: MIMD, IRQ (schmitt input terminals with pull-down resistor)

Note 15: IO0 to 7 (input/output terminals with pull-up resistor)

Note 16: PO0 to 7, AD0 to 16, \overline{WE} , \overline{OE} , \overline{CE} (output terminals with pull-up resistor)

Note 17: MIACK, SDO0 to 3, LRCKOA, BCKOA, LRCKOB, BCKOB, TXO, CKO, SCKO, LOCK (output terminals)

TC9446FG

TC9446FG

Characteristics Sy mbol Test Circuit	Test Condition	Min	Тур.	Max	Unit
---	----------------	-----	------	-----	------

AC Characteristics (1) Timing

Clock Input Terminals (XI)

Clock frequency	f _{XI}	_	DLL oscillation circuit (4 th times)	_	— 30	MHz
Clock duty	f _{DTY}		_	40 50	60	%

Clock Input Terminals (CKI)

Clock frequency	f _{CI}		384 fs, fs = 96 kHz	_	— 37		MHz
Clock "H" duration	t _{CIH}	_	— 13		_		ns
Clock "L" duration	t _{CIL}	_	— 13		_		ns

Clock Input Terminals (SCKI)

Clock frequency	f _{SI}	_	75 MIPS operating	_	— 15	0	MHz
Clock "H" duration	t _{SIH}	_	— 3 .	3	_	_	ns
Clock "L" duration	t _{SIL}		— 3 .	3	_		ns

Reset Terminal (RST)

Stand-by time	t _{RRS}	 <u> </u>	_	— ms	
Reset pulse width	t _{WRS}	<u> </u>		_	μS

Audio Serial Interface

(LRCKA to B, BCKA to B, LRCKOA to B, BCKOA to B, SDI0 to 1, SDO0 to 3)

LRCK setup time	t _{LBS}	_	$C_L=30\ \text{pF},\ \text{fs}=96\ \text{kHz}$	20		— ns	
LRCK hold time	t _{LBH}	_	$C_L = 30 \text{ pF}, \text{ fs} = 96 \text{ kHz}$	-60	_	60	ns
SDI setup time	t _{SDI}		$C_L = 30 \text{ pF}, \text{ fs} = 96 \text{ kHz}$	20	_	— ns	
SDI hold time	thdi	_	$C_L = 30 \text{ pF}, \text{ fs} = 96 \text{ kHz}$	20	—	— ns	
BCK clock cycle	t _{BCK}		$C_L = 30 \text{ pF}, \text{ fs} = 96 \text{ kHz}$	160	_	— ns	
BCK clock "H" duration	t _{BCH}	_	$C_L = 30 \text{ pF}, \text{ fs} = 96 \text{ kHz}$	80	—	—	ns
BCK clock "L" duration	t _{BCL}		$C_L = 30 \text{ pF}, \text{ fs} = 96 \text{ kHz}$	80	_	—	ns
SDO output delay time-1	t _{DO1}	_	$C_L = 30 \text{ pF}, \text{ fs} = 96 \text{ kHz}$		— 10	ns	
SDO output delay time-2	t _{DO2}		$C_L = 30 \text{ pF}, \text{ fs} = 96 \text{ kHz}$		— 10	ns	
LRCK output delay time	t _{DCLR}		$C_L = 30 \text{ pF}, \text{ fs} = 96 \text{ kHz}$		10	ns	

TC9446FG	
----------	--

Characteristics Sy	mbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
--------------------	------	-----------------	----------------	-----	------	-----	------

Micro Controller Interface

Serial Transmission Mode ($\overline{\text{MICS}}$, $\overline{\text{MICK}}$, MIDIO, $\overline{\text{MILP}}$, MIACK)

Stand-by time	tsтв	—	—	25	—	—	ms
MICS fall-MICK rise setup time	t ₁	—	_	0.5	—	_	μS
MIACK fall-MICK rise setup time	t2	_	—	0.5	_		μS
MICK clock cycle	t3	—	—	1.0	_		μS
MICK "L" duration	t4	—	_	0.5	—	_	μS
MICK "H" duration	t5	—	—	0.5	_		μS
MICK rise-MILP fall setup time	t ₆	—	_	0.5	—	_	μS
MILP "duration	t7	_	—	0.5	_		μS
MIDIO input data setup time	t ₈	—	_	0.5	—	_	μS
MIDIO input data hold time	t9	_	—	0.5			μS
MIDIO output data delay time	t ₁₀	—	_	_	—	0.5	μS
MICS "H" duration	t ₁₁	_	_	0.5	_		μS
MIACK output delay time	t ₁₂	—	—	—		0.1	μS
MILP rise-MICS rise setup time	t ₁₃	—	—	0.5	_	—	μS

Note 18: "H" duration of MIACK signal depends on firmware of TC9446FG.

I^2C Mode (\overline{MICK} , MIDIO)

MICK clock frequency	fIFCK	_	$C_L = 400 \text{ pF}$	0	_	400	kHz
MICK "H" duration	t _H		$C_L = 400 \text{ pF}$	0.6	_	_	μS
MICK "L" duration	tL		$C_L = 400 \text{ pF}$	1.3		_	μS
Data setup time	t _{DS}		$C_L = 400 \text{ pF}$	0.1	_	_	μS
Data hold time	t _{DH}	_	$C_L = 400 \text{ pF}$	0	_	_	μS
Transmission start condition hold time	t _{SCH}		$C_L = 400 \text{ pF}$	0.6	_	_	μS
Repeat transmission start condition setup time	tscs	_	C _L = 400 pF	0.6	_	_	μS
Transmission end condition setup time	t _{ECS}	_	C _L = 400 pF	0.6		_	μS
Data transmission interval	t _{BUF}		$C_L = 400 \text{ pF}$	1.3	_	_	μS
I ² C rise time	t _R		C _L = 400 pF	_	_	0.1	μs
I ² C fall time	t _F		C _L = 400 pF	0.5	_		μS

TC9446FG

Characteristics Sy	mbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
--------------------	------	-----------------	----------------	-----	------	-----	------

External RAM Memory Interface (WR, OE, CE, IO0 to 7, AD0 to 16)

(1) Me mory read input/output

Address setup time	t _{ASR}		$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$	— 14			ns
Address hole time	t _{AHR}	_	$C_L = 30 \text{ pF}$, 75 MIPS operating	_	0	_	ns
Pre-charge time	t _{PCR}	_	$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$	14	_	_	ns
Read cycle width	t _{RC}		$C_L = 30 \text{ pF}, 75 \text{ MIPS}$ operating	27	_	_	ns
Until read end from chip select			$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$ 8 bit, one time access	27	_	—	
	t _{CR}	_	$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$ 16 bit, two times access	54	_		ns
			$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$ 24 bit, three times access	80	_	—	
OE access time of external SRAM	t _{OE}		$C_L = 30 \text{ pF}, 75 \text{ MIPS}$ operating	—	_	15 ns	
CE access time of external SRAM	tco	_	$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$	—	_	15	ns
Output data hold time of external SRAM	tон	_	$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$	_	0	_	ns
Address access time of external SRAM	tACC	_	$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$	_	_	15 ns	
CE disable time of external SRAM	tCOD		$C_L = 30 \text{ pF}, 75 \text{ MIPS}$ operating	—	— 14	ns	


(2) Memory write output

Address setup time	t _{ASW}	—	$C_L = 30 \text{ pF}, 75 \text{ MIPS}$ operating	— 14		—	ns
\overline{WR} puls e width	t _{WP}	—	$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$	17	—	—	ns
Address hold time	t _{AHW}	_	$C_L = 30 \text{ pF}$, 75 MIPS operating	—0		_	ns
Pre-charge time	t _{PCW}	_	$C_L = 30 \text{ pF}, 75 \text{ MIPS}$ operating	14	_	_	ns
Write cycle width	t _{WC}	_	$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$	27	_	_	ns
			$C_L = 30 \text{ pF}$, 75 MIPS operating	27			
	tcw		8 bit, one time access	21	_	_	
			$C_L = 30 \text{ pF}$, 75 MIPS operating	54			200
Until write end from chip select			16 bit, two times access	54		_	ns
			C _L = 30 pF, 75 MIPS operating	80			
			24 bit, three times access	00	_	_	
Output data setup time	t _{DS}	_	$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$	—23		_	ns
Output data hold time	t _{DH}	_	$C_L = 30 \text{ pF}, 75 \text{ MIPS operating}$	—4		—	ns
OE setup time	tOES		$C_L = 30 \text{ pF}$, 75 MIPS operating		0		ns
OE hold time	tOEH		$C_L = 30 \text{ pF}, 75 \text{ MIPS}$ operating		0	_	ns

AC Characteristics Measurement Points


(1) Clock terminal (XI, CKI, SCKI)

Clock





Duty cycle (f_{DTY}) = $t_H/(t_L + t_H) \times 100$ (%)

(2) R eset




(3) Audio serial interface (LRCKx, BCKx, SDIx, LRCKOx, BCKOx, SDOx, CKO)







(4) Mi cro controller interface

(4-1) Serial transmission interface mode ($\overline{\text{MICS}}$, $\overline{\text{MICK}}$, $\overline{\text{MIDIO}}$, $\overline{\text{MILP}}$, $\overline{\text{MIACK}}$)







(5) External RAM memory interface (5-1) R EAD cycle timing




(5-2) WRITE cycle timing



Package Dimensions



Unit:mm



RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety
 in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such
 TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.