TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic


TC74VCX16843FT

Low-Voltage 18-Bit D-Type Latch with 3.6-V Tolerant Inputs and Outputs

The TC74VCX16843FT is a high-performance CMOS 18-bit D-type latch. Designed for use in 1.8-V, 2.5-V or 3.3-V systems, it achieves high-speed operation while maintaining the CMOS low power dissipation.

It is also designed with overvoltage tolerant inputs and outputs up to $3.6\ V.$

The TC74VCX16843FT can be used as two 9-bit latches or one 18-bit latch. The 18 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 9-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set



Weight: 0.25 g (typ.)

up at the D inputs. \overline{CLR} and \overline{PR} are independent of the LE and are accomplished by setting the appropriate input low. When the \overline{OE} input is high, the outputs are in a high-impedance state. This device is designed to be used with 3-state memory address drivers, etc.


All inputs are equipped with protection circuits against static discharge.

Features

- Low-voltage operation: V_{CC} = 1.8 to 3.6 V
- High-speed operation : $t_{pd} = 3.0 \text{ ns (max) (V}_{CC} = 3.0 \text{ to } 3.6 \text{ V})$
 - $t_{pd} = 3.7 \text{ ns (max) (VCC} = 2.3 \text{ to } 2.7 \text{ V)}$
 - $: t_{pd} = 7.4 \text{ ns (max) (V}_{CC} = 1.8 \text{ V})$
- Output current: $I_{OH}/I_{OL} = \pm 24 \text{ mA (min)} (V_{CC} = 3.0 \text{ V})$
 - $: I_{OH}/I_{OL} = \pm 18 \text{ mA (min) (V}_{CC} = 2.3 \text{ V)}$
 - $: I_{OH}/I_{OL} = \pm 6 \text{ mA (min)} (V_{CC} = 1.8 \text{ V})$
- Latch-up performance: -300 mA
- ESD performance: Machine model ≥ ±200 V
 - Human body model ≥ ±2000 V
- Package: TSSOP
- 3.6-V tolerant function and power-down protection provided on all inputs and outputs

Pin Assignment (top view)

IEC Logic Symbol



Truth Table (each 9-bit latch)


	Output				
PR	CLR	OE	LE	D	Q
L	Х	L	Х	Х	Н
Н	L	L	Х	Х	L
Н	Н	_	Н	L	L
Н	Н	L	Н	Н	Н
Н	Н	L	L	Х	Qn
Х	Х	Н	Х	Х	Z

X: Don't care

Z: High impedance

Qn: Q outputs are latched at the time when the LE input is taken to a low logic level.

System Diagram



3

2014-03-01

Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit	
Power supply voltage	V _{CC}	-0.5 to 4.6	V	
DC input voltage	V _{IN}	-0.5 to 4.6	V	
DC output voltage	V	-0.5 to 4.6 (Note 2)	V	
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5 (Note 3)		
Input diode current	lικ	-50	mA	
Output diode current	lok	±50 (Note 4)	mA	
DC output current	I _{OUT}	±50	mA	
Power dissipation	P _D	400	(mW)	
DC V _{CC} /ground current per supply pin	I _{CC} /I _{GND}	±100	mA	
Storage temperature	T _{stg}	-65 to 150	ŝ	

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: OFF state

Note 3: High or low state. IOUT absolute maximum rating must be observed.

Note 4: Vout < GND, Vout > Vcc

Operating Ranges (Note 1)

Characteristics	Sŷmbol	Rating	Unit
Power supply voltage	Vcc	1.8 to 3.6 1.2 to 3.6 (Note 2)	V
Input voltage	VIN	-0.3 to 3.6	V
Output voltage	Vout	0 to 3.6 (Note 3)	V
Output voltage	VOU1	0 to V _{CC} (Note 4)	V
	\wedge	±24 (Note 5)	
Output current	IOH/IOL	±18 (Note 6)	mA
		±6 (Note 7)	
Operating temperature	Topr	-40 to 85	°C
Input rise and fall time	dt/dv	0 to 10 (Note 8)	ns/V

Note 1: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V_{CC} or GND.

Note 2: Data retention only

Note 3: OFF state

Note 4: High or low state

Note 5: $V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$

Note 6: $V_{CC} = 2.3 \text{ to } 2.7 \text{ V}$

Note 7: $V_{CC} = 1.8 \text{ V}$

Note 8: $V_{IN} = 0.8$ to 2.0 V, $V_{CC} = 3.0$ V



Electrical Characteristics

DC Characteristics (Ta = -40 to 85° C, 2.7 V < V_{CC} ≤ 3.6 V)

Characteris	stics	Symbol	Test Condition				V _{CC} (V)	Min	Max	Unit
Input voltage	H-level V _{IH} —		2.7 to 3.6	2.0	_	V				
input voitage	L-level	V _{IL}	_		2.7 to 3.6		0.8	v		
				$I_{OH} = -100 \mu A$	2.7 to 3.6	V _{CC} - 0.2	_			
	H-level	V _{OH}	V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -12 \text{ mA}$	2.7	2.2				
				I _{OH} = -18 mA	3.0	2.4				
Output voltage				I _{OH} = -24 mA	3.0	2.2		V		
				$I_{OL} = 100 \mu\text{A}$	2.7 to 3.6		0.2			
	L-level	Voi	V_{OL} $V_{IN} = V_{IH} \text{ or } V_{IL}$	I _{OL} = 12 mA	2.7	*	0.4			
	L-level	VOL		I _{OL} = 18 mA	3.0		0.4			
				$I_{OL} = 24 \text{ mA}$	3.0((D) -	0.55			
Input leakage curre	nt	I _{IN}	V _{IN} = 0 to 3.6 V		2.7 to 3.6	4	±5.0	μΑ		
3-state output OFF	state current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = 0 to 3.6 V		2.7 to 3.6)	±10.0	μА		
Power-off leakage of	Power-off leakage current I _{OFF} V _{IN} , V _{OUT} = 0 to 3.6 V			_	10.0	μΑ				
Quiescent supply current		loo	V _{IN} = V _{CC} or GND		2.7 to 3.6	_	20.0			
Quiescent supply co	an ent	Icc	V _{CC} ≤ (V _{IN} , V _{OUT}) ≤ 3.6 V		2.7 to 3.6	_	±20.0	μΑ		
Increase in I _{CC} per	input	Δlcc	$V_{IH} = V_{CC} - 0.6 V$		2.7 to 3.6	_	750			

DC Characteristics (Ta = -40 to 85°C, 2.3 V ≤ V_{CC} ≤ 2.7 V)

Characteris	tics	Symbol	Test Co	ondition		Min	Max	Unit
0.10.100101.10		(7)	\wedge		V _{CC} (V)		Max	O.m.
Input voltage	H-level	ViH		<u>.</u>	2.3 to 2.7	1.6	_	V
input voitage	Input voltage L-level		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\))	2.3 to 2.7	_	0.7	V
		>		I _{OH} = -100 μA	2.3 to 2.7	V _{CC} - 0.2	_	
	H-level	V _{OH}	$V_{IN} = V_{IH}$ or V_{IL}	$I_{OH} = -6 \text{ mA}$	2.3	2.0	_	
	N n			$I_{OH} = -12 \text{ mA}$	2.3	1.8	_	V
Output voltage				$I_{OH} = -18 \text{ mA}$	2.3	1.7	_	
				I _{OL} = 100 μA	2.3 to 2.7	_	0.2	
	L-level	> VoL	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 12 \text{ mA}$	2.3	_	0.4	
	(W/		I _{OL} = 18 mA	2.3	_	0.6	
Input leakage curren	it	JIN	V _{IN} = 0 to 3.6 V		2.3 to 2.7	_	±5.0	μΑ
3-state output OFF state current I _{OZ}		loz	$V_{IN} = V_{IH}$ or V_{IL} $V_{OUT} = 0$ to 3.6 V		2.3 to 2.7	_	±10.0	μА
Power-off leakage current I _{OFF}		loff	V _{IN} , V _{OUT} = 0 to 3.6 V		0	_	10.0	μА
Quiescent supply current		loo	V _{IN} = V _{CC} or GND		2.3 to 2.7	_	20.0	^
Quiescent supply cu	Helit	Icc	$V_{CC} \le (V_{IN}, V_{OUT}) \le 3.6$	V	2.3 to 2.7	_	±20.0	μА

DC Characteristics (Ta = -40 to 85°C, 1.8 V \leq V $_{CC}$ < 2.3 V)

Characteris	Characteristics Symbol Test Condition				Min	Max	Unit	
					V _{CC} (V)			
Input voltage	H-level	V _{IH}	_	_	1.8 to 2.3	$0.7 \times V_{CC}$	_	V
input voitage	L-level	V _{IL}	_	_	1.8 to 2.3		0.2 × V _{CC}	V
	H-level	Voh	V _{IN} = V _{IH} or V _{IL}	$I_{OH} = -100 \mu A$	1.8	VCC 0.2		
Output voltage				$I_{OH} = -6 \text{ mA}$	71.8	1.4		V
	L-level	\/a.	\/\/or\/	I _{OL} = 100 μA	1.8		0.2	
	L-level V_{OL} $V_{IN} = V_{IH}$ or		$V_{IN} = V_{IH}$ or V_{IL}	I _{OL} = 6 mA	1.8		0.3	
Input leakage current		I _{IN}	V _{IN} = 0 to 3.6 V		1.8		±5.0	μΑ
3-state output OFF state current		l _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = 0 \text{ to } 3.6 \text{ V}$		1.8	(4)	±10.0	μА
Power-off leakage current		I _{OFF}	V_{IN} , $V_{OUT} = 0$ to 3.6 V		0	7-/	> 10.0	μΑ
Quiescent supply cu	rrent	loo	$V_{IN} = V_{CC}$ or GND		1.8		20.0	Δ
Quiescent supply cu	iii eiit	Icc	$V_{CC} \le (V_{IN}, V_{OUT}) \le 3.6$	V	1.8	9	±20.0	μА

6

AC Characteristics (Ta = –40 to 85°C, input: $t_r = t_f$ = 2.0 ns, C_L = 30 pF, R_L = 500 Ω) (Note 1)

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	s s
Propagation delay time (D-Q) tpLH tpHL Figure 1, Figure 2 2.5 ± 0.2 0.8 3.7 r Propagation delay time (LE-Q) tpLH tpHL Figure 1, Figure 2 1.8 1.5 8.8 Propagation delay time (PR -Q) 1.8 1.5 9.8 Propagation delay time (CLR -Q) 1.8 1.5 9.8 Propagation delay time (CLR -Q) 1.8 1.5 9.2 2.5 ± 0.2 0.8 4.6 r 3.3 ± 0.3 0.6 3.7 4.8 1.5 9.8	is is
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	is is
Propagation delay time (LE-Q) t_{pHL} Figure 1, Figure 2 t_{pLH} Figure 2 t_{pLH} Figure 2 t_{pLH} Figure 3 t_{pLH} Figure 4.6 t_{pLH} Figure 5 t_{pLH} Figure 5 t_{pLH} Figure 6 t_{pLH} Figure 6 t_{pLH} Figure 7 t_{pLH} Figure 8 t_{pLH} Figure 9 t_{pLH} Figure 9 t_{pLH} Figure 9 t_{pLH} Figure 1, Figure 3 t_{pLH} Figure 1, Figure 1, Figure 2 t_{pLH} Figure 1, Figure 1, Figure 2 t_{pLH} Figure	ıs
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	ıs
Propagation delay time (PR -Q) tplH Figure 1, Figure 3 1.8 1.5 9.8 2.5 ± 0.2 0.8 5.6 r 3.3 ± 0.3 0.6 4.0 Propagation delay time (CLR -Q) tpHL Figure 1, Figure 3 2.5 ± 0.2 0.8 4.6 r 3.3 ± 0.3 0.6 3.7 To 2 To 3 To 3 To 3 To 4 To 5 To	ıs
Propagation delay time $(\overline{PR} - Q)$ t_{pLH} Figure 1, Figure 3 1.8 1.5 9.8 2.5 ± 0.2 0.8 5.6 representation of the propagation delay time $(\overline{CLR} - Q)$ t_{pHL} Figure 1, Figure 3 1.8 1.5 9.8 1.8 1.5 1.8	
Propagation delay time $(\overline{PR} - Q)$ Figure 1, Figure 3 2.5 ± 0.2 0.8 5.6 3.3 ± 0.3 0.6 4.0 Propagation delay time $(\overline{CLR} - Q)$ Figure 1, Figure 3 2.5 ± 0.2 0.8 4.6 3.3 ± 0.3 0.6 3.7	
Propagation delay time (CLR -Q) to put to p	
Propagation delay time (CLR -Q) tpHL Figure 1, Figure 3 1.8 1.5 9.2 2.5 ± 0.2 0.8 4.6 r 3.3 ± 0.3 0.6 3.7 1.8 1.5 9.8	S
Propagation delay time ($\overline{\text{CLR}}$ -Q) Figure 1, Figure 3 $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	S
(CLR -Q) 3.3 ± 0.3 0.6 3.7 1.8 1.5 9.8	
to7/	
tozi	
3-state output enable time Figure 1, Figure 4 2.5 ± 0.2 0.8 4.9 r	ıs
t _{pZH} 3.3 ± 0.3 0.6 3.8	·
1.8 1.5 7.6	
3-state output disable time t_{pLZ} Figure 1, Figure 4 2.5 ± 0.2 0.8 4.2 r	ıs
t _{pHZ} 3.3 ± 0.3 0.6 3.7	
1.8 4.0 —	
	ıs
(LE, \overrightarrow{PR} , \overrightarrow{CLR}) $t_W(L)$ 3.3 ± 0.3 1.5 $-$	- I
1.8 2.5 —	
Minimum setup time t_s Figure 1, Figure 2 2.5 ± 0.2 1.5 — r	S
3.3 ± 0.3 1.5 —	
1.8 1.0 —	
Minimum hold time t_h Figure 1, Figure 2 2.5 ± 0.2 1.0 — r	ıs
3.3 ± 0.3 1.0 —	
1.8 4.0 —	
Minimum removal time t_{rem} Figure 1, Figure 5 2.5 ± 0.2 3.0 — r	ns
3.3 ± 0.3 2.0 —	
1.8 — 0.5	
	IS
3.3 ± 0.3 — 0.5	

Note 1: For $C_L = 50$ pF, add approximately 300 ps to the AC maximum specification.

7

Note 2: Parameter guaranteed by design. $(t_{OSLH} = |t_{DLHm} - t_{DLHn}|, \, t_{OSHL} = |t_{DHLm} - t_{DHLn}|)$

Dynamic Switching Characteristics

(Ta = 25°C, input: $t_r = t_f$ = 2.0 ns, C_L = 30 pF, R_L = 500 Ω)

Characteristics	Symbol	Test	Condition	V _{CC} (V)	Тур.	Unit
		V _{IH} = 1.8 V, V _{IL} = 0 V	(Note)	1.8	0.25	
Quiet output maximum dynamic V _{OL}	V _{OLP}	V _{IH} = 2.5 V, V _{IL} = 0 V	(Note)	2.5	0.6	V
		V _{IH} = 3.3 V, V _{IL} = 0 V	(Note)	3.3	8.0	
		V _{IH} = 1.8 V, V _{IL} = 0 V	(Note)	1.8	-0.25	
Quiet output minimum dynamic V _{OI}	V _{OLV}	V _{IH} = 2.5 V, V _{IL} = 0 V	(Note)	2.5	-0.6	V
, 62		V _{IH} = 3.3 V, V _{IL} = 0 V	(Note)	3.3	-0.8	
		V _{IH} = 1.8 V, V _{IL} = 0 V	(Note)	1.8	1.5	
Quiet output minimum dynamic V _{OH}	V _{OHV}	V _{IH} = 2.5 V, V _{IL} = 0 V	(Note)	2.5	1.9	V
		V _{IH} = 3.3 V, V _{IL} = 0 V	(Note)	3.3	2.2	

Note: Parameter guaranteed by design.

Capacitive Characteristics (Ta = 25°C)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Тур.	Unit
Input capacitance	C _{IN}		1.8, 2.5, 3.3	6	pF
Output capacitance	C _{OUT}	2() -	1.8, 2.5, 3.3	7	pF
Power dissipation capacitance	C _{PD}	$f_{\text{IN}} = 10 \text{ MHz}$	Note) 1.8, 2.5, 3.3	20	pF

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


8

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/18 \text{ (per bit)}$



AC Test Circuit



Parameter	Switch
t _{pLH} , t _{pHL}	Open
t _{pLZ} , t _{pZL}	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
t _{pHZ} , t _{pZH}	GND

Figure 1




Figure 3 t_{pLH}, t_{pHL}, t_w

9 2014-03-01




Figure 4 t_{pLZ} , t_{pHZ} , t_{pZL} , t_{pZH}





Figure 5 trem

Į	Symbol	7	Vce	
	Symbol	$3.3\pm0.3V$	$2.5\pm0.2\mathrm{V}$	1.8 V
	ViH	2.7 V	V _{CC}	V _{CC}
	V_{M}	1.5 V	V _{CC} /2	V _{CC} /2
1	VX	V _{OL} + 0.3 V	V _{OL} + 0.15 V	V _{OL} + 0.15 V
	V_{Y}	V _{OH} – 0.3 V	V _{OH} – 0.15 V	V _{OH} – 0.15 V

Package Dimensions

TSSOP56-P-0061-0.50A Unit: mm



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
 MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
 limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
 automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
 safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
 PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
 TOSHIBA sales representative.
- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
 OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.