TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

512M BIT (64M \times 8 BIT) CMOS NAND E^{2}PROM

DESCRIPTION

The TC58NVM9S3E is a single 3.3V 512Mbit (553,648,128bits) NAND Electrically Erasable and Programmable Read-Only Memory (NAND E²PROM) organized as (2048 + 64) bytes \times 64 pages \times 512blocks. The device has a 2112-byte static registers which allow program and read data to be transferred between the register and the memory cell array in 2112-byte increments. The Erase operation is implemented in a single block

unit (128 Kbytes + 4 Kbytes: 2112 bytes × 64 pages). The TC58NVM9S3E is a serial-type memory device which utilizes the I/O pins for both address and data input/output as well as for command inputs. The Erase and Program operations are automatically executed making the device most suitable for applications such as solid-state file storage, voice recording, image file memory for still cameras and other systems which require high-density non-volatile memory data storage.

FEATURES

Organization

	x8
Memory cell array	$2112\times 32K\times 8$
Register	2112×8
Page size	2112 bytes
Block size	(128K + 4K) bytes

• Modes

Read, Reset, Auto Page Program, Auto Block Erase, Status Read

- Mode control Serial input/output Command control
- Number of valid blocks Min 502 blocks Max 512 blocks
- Power supply $V_{CC} = 2.7V$ to 3.6V
- Access time Cell array to register 25 μs max Serial Read Cycle 25 ns min (CL=100pF)
- Program/Erase time Auto Page Program 300 μs/page typ. Auto Block Erase 2.5 ms/block typ.
- Operating current Read (25 ns cycle) 30 mA max. Program (avg.) 30 mA max Erase (avg.) 30 mA max Standby 50 µA max
- Package
 - TSOP I 48-P-1220-0.50 (Weight: 0.53 g typ.)

PIN ASSIGNMENT (TOP VIEW)


		TC58NVM9S3ETA00	
×8			×8
R R R R R R R R R R R R R R R R R R R	$ \begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 11 \\ 12 \\ 11 \\ 12 \\ 11 \\ 12 \\ 11 \\ 12 \\ 11 \\ 20 \\ 21 \\ 22 \\ 22$		48 D NC 47 D NC 46 D NC 45 D NC 44 D I/O8 43 D I/O7 42 D I/O6 41 D I/O5 40 D NC 38 D NC 37 D Vcc 36 D VSS 35 D NC 32 D I/O3 30 D I/O2 29 D I/O1 28 D NC 27 D NC 28 D NC 27 D NC 28 D NC 27 D NC 26 D NC 25 NC NC

PIN NAMES

I/O1 to I/O8	I/O port
CE	Chip enable
WE	Write enable
RE	Read enable
CLE	Command latch enable
ALE	Address latch enable
WP	Write protect
RY/BY	Ready/Busy
V _{CC}	Power supply
V _{SS}	Ground

<u>TOSHIBA</u>

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	VALUE	UNIT
V _{CC}	Power Supply Voltage	-0.6 to 4.6	V
V _{IN}	Input Voltage	-0.6 to 4.6	V
V _{I/O}	Input /Output Voltage	–0.6 to V_{CC} + 0.3 $~(\leq 4.6~\text{V})$	V
PD	Power Dissipation	0.3	W
T _{SOLDER}	Soldering Temperature (10 s)	260	°C
T _{STG}	Storage Temperature	-55 to 150	°C
T _{OPR}	Operating Temperature	0 to 70	°C

CAPACITANCE *(Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
C _{IN}	Input	$V_{IN} = 0 V$	_	10	pF
C _{OUT}	Output	$V_{OUT} = 0 V$		10	pF

* This parameter is periodically sampled and is not tested for every device.

<u>TOSHIBA</u>

VALID BLOCKS

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
N _{VB}	Number of Valid Blocks	502	_	512	Blocks

NOTE: The device occasionally contains unusable blocks. Refer to Application Note (13) toward the end of this document. The first block (Block 0) is guaranteed to be a valid block at the time of shipment. The specification for the minimum number of valid blocks is applicable over lifetime

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PAR	MIN	TYP.	MAX	UNIT	
V _{CC}	Power Supply Voltage		2.7	_	3.6	V
VIH	High Level input Voltage	$2.7 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}$	Vcc x 0.8		V _{CC} + 0.3	V
VIL	Low Level Input Voltage	$2.7 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}$	-0.3*		Vcc x 0.2	V

* -2 V (pulse width lower than 20 ns)

DC CHARACTERISTICS (Ta = 0 to 70°C, V_{CC} = 2.7 to 3.6V)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
IIL	Input Leakage Current	$V_{IN} = 0 V$ to V_{CC}	—	_	±10	μΑ
I _{LO}	Output Leakage Current	V _{OUT} = 0 V to V _{CC}	_		±10	μA
I _{CCO1}	Serial Read Current	$\overline{CE} = V_{IL}, I_{OUT} = 0 \text{ mA}, \text{ tcycle} = 25 \text{ ns}$	_		30	mA
I _{CCO2}	Programming Current	—	_		30	mA
I _{CCO3}	Erasing Current	_			30	mA
ICCS	Standby Current	$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.2 \text{ V}, \overline{\text{WP}} = 0 \text{ V/V}_{\text{CC}}$	_	_	50	μA
V _{OH}	High Level Output Voltage	I _{OH} = -0.1 mA	Vcc – 0.2	_	_	V
V _{OL}	Low Level Output Voltage	I _{OL} = 0.1 mA	_	_	0.2	V
I _{OL} (RY/BY)	Output current of RY/BY pin	V _{OL} = 0.2 V	_	4	_	mA

<u>AC CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS</u> (Ta = 0 to 70°C, V_{CC} = 2.7 to 3.6V)

SYMBOL	PARAMETER	MIN	МАХ	UNIT
t _{CLS}	CLE Setup Time	12	—	ns
^t CLH	CLE Hold Time	5	—	ns
tcs	CE Setup Time	20	—	ns
tсн	CE Hold Time	5	—	ns
t _{WP}	Write Pulse Width	12	—	ns
tALS	ALE Setup Time	12	—	ns
tALH	ALE Hold Time	5	—	ns
t _{DS}	Data Setup Time	12	—	ns
t _{DH}	Data Hold Time	5	—	ns
t _{WC}	Write Cycle Time	25	—	ns
t _{WH}	WE High Hold Time	10	—	ns
t _{WW}	WP High to WE Low	100	—	ns
t _{RR}	Ready to RE Falling Edge	20	—	ns
t _{RP}	Read Pulse Width	12	_	ns
t _{RC}	Read Cycle Time	25	_	ns
t _{REA}	RE Access Time	—	20	ns
tCEA	CE Access Time	—	25	ns
t _{CLR}	CLE Low to RE Low	10	—	ns
t _{AR}	ALE Low to RE Low	10	—	ns
^t RHOH	RE High to Output Hold Time	22	—	ns
t _{RLOH}	RE Low to Output Hold Time	5	—	ns
t _{RHZ}	RE High to Output High Impedance	—	60	ns
t _{CHZ}	CE High to Output High Impedance	—	20	ns
tCSD	CE High to ALE or CLE Don't Care	0	—	ns
t _{REH}	RE High Hold Time	10	—	ns
t _{IR}	Output-High-impedance-to- RE Falling Edge	0	—	ns
t _{RHW}	RE High to WE Low	30	—	ns
tWHC	WE High to CE Low	30	—	ns
^t WHR	WE High to RE Low	60		ns
t _R	Memory Cell Array to Starting Address	_	25	μS
t _{WB}	WE High to Busy	—	100	ns
t _{RST}	Device Reset Time (Ready/Read/Program/Erase)	_	6/6/10/500	μs

*1: tCLS and tALS can not be shorter than tWP

*2: tCS should be longer than tWP + 8ns.

AC TEST CONDITIONS

PARAMETER	CONDITION
	V _{CC} : 2.7 to 3.6V
Input level	V _{CC} – 0.2 V, 0.2 V
Input pulse rise and fall time	3 ns
Input comparison level	Vcc/2
Output data comparison level	Vcc / 2
Output load	C _L (100 pF) + 1 TTL

Note: Busy to ready time depends on the pull-up resistor tied to the RY/\overline{BY} pin. (Refer to Application Note (9) toward the end of this document.)

$\frac{PROGRAMMING \text{ AND ERASING CHARACTERISTICS}}{(Ta = 0 \text{ to } 70^{\circ}C, V_{CC} = 2.7 \text{ to } 3.6V)}$

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT	NOTES
^t PROG	Average Programming Time	_	300	700	μS	
N	Number of Partial Program Cycles in the Same Page	_		4		(1)
t _{BERASE}	Block Erasing Time		2.5	10	ms	

(1) Refer to Application Note (12) toward the end of this document.


Data Output

When tREH is long, output buffers are disabled by /RE=High, and the hold time of data output depend on tRHOH (22ns MIN). On this condition, waveforms look like normal serial read mode.


When tREH is short, output buffers are not disabled by /RE=High, and the hold time of data output depend on tRLOH (5ns MIN). On this condition, output buffers are disabled by the rising edge of CLE, ALE, /CE or falling edge of /WE, and waveforms look like Extended Data Output Mode.

TIMING DIAGRAMS

Latch Timing Diagram for Command/Address/Data




Command Input Cycle Timing Diagram




: VIH or VIL


Address Input Cycle Timing Diagram




Data Input Cycle Timing Diagram



Serial Read Cycle Timing Diagram



Status Read Cycle Timing Diagram




*: 70h represents the hexadecimal number


: V_{IH} or V_{IL}

<u>TOSHIBA</u>


Read Cycle Timing Diagram



Read Cycle Timing Diagram: When Interrupted by CE




Column Address Change in Read Cycle Timing Diagram (1/2)




Continues from 1 of next page


Column Address Change in Read Cycle Timing Diagram (2/2)



Data Output Timing Diagram




Auto-Program Operation Timing Diagram






*) M: up to 2111 (byte input data for $\times 8$ device).

Auto Block Erase Timing Diagram



ID Read Operation Timing Diagram



PIN FUNCTIONS

The device is a serial access memory which utilizes time-sharing input of address information.

Command Latch Enable: CLE

The CLE input signal is used to control loading of the operation mode command into the internal command register. The command is latched into the command register from the I/O port on the rising edge of the \overline{WE} signal while CLE is High.

Address Latch Enable: ALE

The ALE signal is used to control loading address information into the internal address register. Address information is latched into the address register from the I/O port on the rising edge of \overline{WE} while ALE is High.

Chip Enable: CE

The device goes into a low-power Standby mode when \overline{CE} goes High during the device is in Ready state. The \overline{CE} signal is ignored when device is in Busy state (RY / \overline{BY} = L), such as during a Program or Erase or Read operation, and will not enter Standby mode even if the \overline{CE} input goes High.

Write Enable: WE

The \overline{WE} signal is used to control the acquisition of data from the I/O port.

Read Enable: RE

The \overline{RE} signal controls serial data output. Data is available t_{REA} after the falling edge of \overline{RE} . The internal column address counter is also incremented (Address = Address + 1) on this falling edge.

I/O Port: I/O1 to 8

The I/O1 to 8 pins are used as a port for transferring address, command and input/output data to and from the device.

Write Protect: WP

The \overline{WP} signal is used to protect the device from accidental programming or erasing. The internal voltage regulator is reset when \overline{WP} is Low. This signal is usually used for protecting the data during the power-on/off sequence when input signals are invalid.


Ready/Busy: RY/BY

The RY/ \overline{BY} output signal is used to indicate the operating condition of the device. The RY/ \overline{BY} signal is in Busy state (RY/ \overline{BY} = L) during the Program, Erase and Read operations and will return to Ready state (RY/ \overline{BY} = H) after completion of the operation. The output buffer for this signal is an open drain and has to be pulled-up to Vccq with an appropriate resister.

If RY / \overline{BY} signal is not pulled-up to Vccq("Open" state), device operation can not guarantee.

Schematic Cell Layout and Address Assignment

The Program operation works on page units while the Erase operation works on block units.



A page consists of 2112 bytes in which 2048 bytes are used for main memory storage and 64 bytes are for redundancy or for other uses.

1 page = 2112 bytes

1 block = 2112 bytes × 64 pages = (128K + 4K) bytes Capacity = 2112 bytes × 64pages × 512 blocks

An address is read in via the I/O port over four consecutive clock cycles, as shown in Table 1.

Table 1. Addressing

	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
First cycle	CA7	CA6	CA5	CA4	CA3	CA2	CA1	CA0
Second cycle	L	L	L	L	CA11	CA10	CA9	CA8
Third cycle	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
Fourth cycle	L	PA14	PA13	PA12	PA11	PA10	PA9	PA8

CA0 to CA11: Column address PA0 to PA14: Page address

PA6 to PA14: Block address PA0 to PA5: NAND address in block

Operation Mode: Logic and Command Tables

The operation modes such as Program, Erase, Read and Reset are controlled by command operations shown in Table 3. Address input, command input and data input/output are controlled by the CLE, ALE, $\overline{\text{CE}}$, $\overline{\text{WE}}$, $\overline{\text{RE}}$ and $\overline{\text{WP}}$ signals, as shown in Table 2.

Table 2. I	_ogic Table
------------	-------------

	CLE	ALE	CE	WE	RE	WP *1
Command Input	н	L	L		Н	*
Data Input	L	L	L		Н	Н
Address input	L	н	L		Н	*
Serial Data Output	L	L	L	Н		*
During Program (Busy)	*	*	*	*	*	Н
During Erase (Busy)	*	*	*	*	*	н
During Deed (Duess)	*	*	н	*	*	*
During Read (Busy)	*	*	L	H (*2)	H (*2)	*
Program, Erase Inhibit	*	*	*	*	*	L
Standby	*	*	Н	*	*	0 V/V _{CC}

H: V_{IH}, L: V_{IL}, *: V_{IH} \text{ or } V_{IL}

*1: Refer to Application Note (10) toward the end of this document regarding the WP signal when Program or Erase Inhibit

*2: If \overline{CE} is low during read busy, \overline{WE} and \overline{RE} must be held High to avoid unintended command/address input to the device or read to device. Reset or Status Read command can be input during Read Busy.

<u>TOSHIBA</u>

Table 3. Command table (HEX)

	First Cycle	Second Cycle	Acceptable while Busy
Serial Data Input	80	_	
Read	00	30	
Column Address Change in Serial Data Output	05	EO	
Auto Page Program	80	10	
Column Address Change in Serial Data Input	85	_	
Auto Block Erase	60	D0	
ID Read	90	—	
Status Read	70		0
Reset	FF	_	0

HEX data bit assignment (Example) Serial Data Input: 80h

1	0	0	0	0	0	0	0	i
8	7	6	5	4	3	2	I/O1	

Table 4. Read mode operation states


	CLE	ALE	CE	WE	RE	I/O1 to I/O8	Power
Output select	L	L	L	н	L	Data output	Active
Output Deselect	L	L	L	Н	Н	High impedance	Active


H: V_{IH}, L: V_{IL}

DEVICE OPERATION

Read Mode


Read mode is set when the "00h" and "30h" commands are issued to the Command register. Between the two commands, a start address for the Read mode needs to be issued. Refer to the figures below for the sequence and the block diagram (Refer to the detailed timing chart.).






starts on the rising edge of $\overline{\mathsf{WE}}$ in the 30h command input cycle (after the address information has been latched). The device will be in the Busy state during this transfer period. After the transfer period, the device returns to Ready state.

Serial data can be output synchronously with the \overline{RE} clock from the start address designated in the address input cycle.






During the serial data output from the register, the column address can be changed by inputting a new column address using the 05h and E0h commands. The data is read out in serial starting at the new column address. Random Column Address Change operation can be done multiple times within the same page.

Auto Page Program Operation

The device carries out an Automatic Page Program operation when it receives a "10h" Program command after the address and data have been input. The sequence of command, address and data input is shown below. (Refer to the detailed timing chart.)




Random Column Address Change in Auto Page Program Operation

The column address can be changed by the 85h command during the data input sequence of the Auto Page Program operation.

operation is repeated by the device until success is achieved or until


the maximum loop number set in the device is reached.

Two address input cycles after the 85h command are recognized as a new column address for the data input. After the new data is input to the new column address, the 10h command initiates the actual data program into the selected page automatically. The Random Column Address Change operation can be repeated multiple times within the same page.



Auto Block Erase

The Auto Block Erase operation starts on the rising edge of \overline{WE} after the Erase Start command "D0h" which follows the Erase Setup command "60h". This two-cycle process for Erase operations acts as an extra layer of protection from accidental erasure of data due to external noise. The device automatically executes the Erase and Verify operations.



ID Read

The device contains ID codes which can be used to identify the device type, the manufacturer, and features of the device. The ID codes can be read out under the following timing conditions:




Table 5. Code table

	Description	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	Hex Data
1st Data	Maker Code	1	0	0	1	1	0	0	0	98h
2nd Data	Device Code	1	1	1	1	0	0	0	0	F0h
3rd Data	Chip Number, Cell Type	_		_	_		_	_	_	See table
4th Data	Page Size, Block Size,	_	_	_		_	_	_		See table
5th Data	Plane Number									See table

3rd Data

	Description	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
Internal Chip Number	1 2 4 8							0 0 1 1	0 1 0 1
Cell Type	2 level cell 4 level cell 8 level cell 16 level cell					0 0 1 1	0 1 0 1		

4th Data

	Description	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
Page Size (without redundant area)	1 KB 2 KB 4 KB 8 KB							0 0 1 1	0 1 0 1
Block Size (without redundant area)	64 KB 128 KB 256 KB 512 KB			0 0 1 1	0 1 0 1				

5th Data

	Description	I/O8	I/07	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1
Plane Number	1 Plane 2 Plane 4 Plane 8 Plane					0 0 1 1	0 1 0 1		

Status Read

The device automatically implements the execution and verification of the Program and Erase operations. The Status Read function is used to monitor the Ready/Busy status of the device, determine the result (pass /fail) of a Program or Erase operation, and determine whether the device is in Protect mode. The device status is output via the I/O port using $\overline{\text{RE}}$ after a "70h" command input. The Status Read can also be used during a Read operation to find out the Ready/Busy status.


The resulting information is outlined in Table 6.

Table 6. S	Status	output	table
------------	--------	--------	-------

	Defini	tion	Page Program Block Erase	Read
I/O1	Chip Status1 Pass: 0	Fail: 1	Pass/Fail	Invalid
I/O2	Not Used		0 or 1	Invalid
I/O3	Not Used		0	0
I/O4	Not Used		0	0
I/O5	Not Used		0	0
I/O6	Ready/Busy Ready: 1	Busy: 0	Ready/Busy	Ready/Busy
I/O7	Not Used		0 or 1	0 or 1
I/O8	Write Protect Not Protected :1	Protected: 0	Write Protect	Write Protect

The Pass/Fail status on I/O1 is only valid during a Program/Erase operation when the device is in the Ready state.

An application example with multiple devices is shown in the figure below.




System Design Note: If the RY/\overline{BY} pin signals from multiple devices are wired together as shown in the diagram, the Status Read function can be used to determine the status of each individual device.

Reset


The Reset mode stops all operations. For example, in case of a Program or Erase operation, the internally generated voltage is discharged to 0 volt and the device enters the Wait state.

The response to a "FFh" Reset command input during the various device operations is as follows:

When a Reset (FFh) command is input during programming








APPLICATION NOTES AND COMMENTS


(1) Power-on/off sequence:

The timing sequence shown in the figure below is necessary for the power-on/off sequence. The device internal initialization starts after the power supply reaches an appropriate level in the power on sequence. During the initialization the device Ready/Busy signal indicates the Busy state as shown in the figure below. In this time period, the acceptable commands are FFh or 70h. The \overline{WP} signal is useful for protecting against data corruption at power-on/off.



(2) Power-on Reset

The following sequence is necessary because some input signals may not be stable at power-on.



(3) Prohibition of unspecified commands


The operation commands are listed in Table 3. Input of a command other than those specified in Table 3 is prohibited. Stored data may be corrupted if an unknown command is entered during the command cycle.

(4) Restriction of commands while in the Busy state


During the Busy state, do not input any command except 70h and FFh.

(5) Acceptable commands after Serial Input command "80h"

Once the Serial Input command "80h" has been input, do not input any command other than the Column Address Change in Serial Data Input command "85h", Auto Program command "10h", or the Reset command "FFh".




If a command other than "85h", "10h" or "FFh" is input, the Program operation is not performed and the device operation is set to the mode which the input command specifies.




(6) Addressing for program operation

Within a block, the pages must be programmed consecutively from the LSB (least significant bit) page of the block to MSB (most significant bit) page of the block. Random page address programming is prohibited.




Ex.) Random page program (Prohibition)

DATA IN: Data (1) \longrightarrow Data (64) Page 0 (2) Page 1 (32) Page 2 (3) Page 31 (1) Page 63 (64) (7)Status Read during a Read operation




The device status can be read out by inputting the Status Read command "70h" in Read mode. Once the device has been set to Status Read mode by a "70h" command, the device will not return to Read mode unless the Read command "00h" is inputted during [A]. If the Read command "00h" is inputted during [A], Status Read mode is reset, and the device returns to Read mode. In this case, data output starts automatically from address N and address input is unnecessary

(8)Auto programming failure



(9) RY / \overline{BY} : termination for the Ready/Busy pin (RY / \overline{BY})


A pull-up resistor needs to be used for termination because the RY / BY buffer consists of an open drain circuit.




(10) Note regarding the \overline{WP} signal

The Erase and Program operations are automatically reset when \overline{WP} goes Low. The operations are enabled and disabled as follows:


Enable Programming




Disable Programming



Enable Erasing





Disable Erasing



(11) When five address cycles are input

Although the device may read in a fifth address, it is ignored inside the chip.






(12) Several programming cycles on the same page (Partial Page Program)

1st programming	Data Pattern 1		All 1 s	
2nd programming	All 1 s	Data Pattern 2	All 1 s	
4th programming		All 1 s		Data Pattern 4
Result	Data Pattern 1	Data Pattern 2		Data Pattern 4

Each segment can be programmed individually as follows:

(13) Invalid blocks (bad blocks)

The device occasionally contains unusable blocks. Therefore, the following issues must be recognized:



Please do not perform an erase operation to bad blocks. It may be impossible to recover the bad block information if the information is erased.

Check if the device has any bad blocks after installation into the system. Refer to the test flow for bad block detection. Bad blocks which are detected by the test flow must be managed as unusable blocks by the system.


A bad block does not affect the performance of good blocks because it is isolated from the bit lines by select gates.

The number of valid blocks over the device lifetime is as follows:

	MIN	TYP.	MAX	UNIT
Valid (Good) Block Number	502	—	512	Block

Bad Block Test Flow

Regarding invalid blocks, bad block mark is in either the 1st or the 2nd page.



*1: No erase operation is allowed to detected bad blocks


(14) Failure phenomena for Program and Erase operations

The device may fail during a Program or Erase operation. The following possible failure modes should be considered when implementing a highly reliable system.

FAILURE MODE		DETECTION AND COUNTERMEASURE SEQUENCE	
Block	Erase Failure	Status Read after Erase \rightarrow Block Replacement	
Page	Programming Failure	Status Read after Program \rightarrow Block Replacement	
Single Bit	Programming Failure "1 to 0"	ECC	

- ECC: Error Correction Code. 1 bit correction per 512 Bytes is necessary.
- Block Replacement

Program.



When an error happens in Block A, try to reprogram the data into another Block (Block B) by loading from an external buffer. Then, prevent further system accesses to Block A (by creating a bad block table or by using another appropriate scheme).

Erase

When an error occurs during an Erase operation, prevent future accesses to this bad block (again by creating a table within the system or by using another appropriate scheme).

(15) Do not turn off the power before write/erase operation is complete. Avoid using the device when the battery is low. Power shortage and/or power failure before write/erase operation is complete will cause loss of data and/or damage to data.

(16) Reliability Guidance

This reliability guidance is intended to notify some guidance related to using NAND flash with 1 bit ECC for each 512 bytes. For detailed reliability data, please refer to TOSHIBA's reliability note. Although random bit errors may occur during use, it does not necessarily mean that a block is bad. Generally, a block should be marked as bad when a program status failure or erase status failure is detected. The other failure modes may be recovered by a block erase.

ECC treatment for read data is mandatory due to the following Data Retention and Read Disturb failures.


• Write/Erase Endurance

Write/Erase endurance failures may occur in a cell, page, or block, and are detected by doing a status read after either an auto program or auto block erase operation. The cumulative bad block count will increase along with the number of write/erase cycles.

Data Retention

The data in memory may change after a certain amount of storage time. This is due to charge loss or charge gain. After block erasure and reprogramming, the block may become usable again.


Here is the combined characteristics image of Write/Erase Endurance and Data Retention.



Read Disturb

A read operation may disturb the data in memory. The data may change due to charge gain. Usually, bit errors occur on other pages in the block, not the page being read. After a large number of read cycles (between block erases), a tiny charge may build up and can cause a cell to be soft programmed to another state. After block erasure and reprogramming, the block may become usable again.

Package Dimensions



Weight: 0.53g (typ.)

Revision History

Date	Rev.	Description	
2009-08-31	1.00	Original version	
2010-01-25	1.10	Deleted an invalid description at Page 20.	
		Deleted Confidential notation.	
		Changed "RESTRICTIONS ON PRODUCT USE".	
2010-05-21	1.20	Corrected TIMING DIAGRAM of ID Read.	
2010-07-13	1.30	Deleted TENTATIVE notation.	
2011-03-01	1.40	tR is changed.	
2011-11-01	1.50	Corrected Typo.	
2012-09-01	1.60	Changed "RESTRICTIONS ON PRODUCT USE".	

RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
 limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
 technology products (mass destruction weapons). Product and related software and technology may be controlled under the
 applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the
 U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited
 except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.