

# TOSHIBA MOS MEMORY PRODUCT

**65,536 WORD × 1 BIT CMOS STATIC RAM**  
**SILICON GATE CMOS**

**TC5562P-45**  
**TC5562P-55**

### DESCRIPTION

The TC5562P is a 65,536 bit high speed static random access memory organized as 65,536 words by 1 bit using CMOS technology, and operated from a single 5-volt supply.

Toshiba's high performance device technology provides both high speed and low power features with a maximum access time of 45ns/55ns and maximum operating current of 100mA at minimum cycle time.


The TC5562P also features an automatic stand-

## FEATURES


- Fast access time : TC5562P-45 45ns(MAX.)  
TC5562P-55 55ns(MAX.)
- Low power dissipation : Operation 100mA(MAX.)  
Standby 20mA(MAX.)
- 5V single power supply

- Fully Static operation
- Directly TTL compatible : All Input and Output
- I/O separate
- Package : 22 pin standard plastic package,  
300mil width

### PIN CONNECTION (TOP VIEW)



### BLOCK DIAGRAM



## PIN NAMES

|                                 |                    |
|---------------------------------|--------------------|
| A <sub>0</sub> ~A <sub>15</sub> | Address Inputs     |
| D <sub>IN</sub>                 | Data Input         |
| D <sub>OUT</sub>                | Data Output        |
| $\overline{CE}$                 | Chip Enable Input  |
| $\overline{WE}$                 | Write Enable Input |
| V <sub>DD</sub>                 | Power (+5V)        |
| GND                             | Ground             |

# TC5562P-45

# TC5562P-55

## MAXIMUM RATINGS

| SYMBOL       | ITEM                  | RATING                   | UNIT                                |
|--------------|-----------------------|--------------------------|-------------------------------------|
| $V_{DD}$     | Power Supply Voltage  | $-0.3 \sim 7.0$          | V                                   |
| $V_{IN}$     | Input Voltage         | $-2.0 \sim 7.0$          | V                                   |
| $V_{OUT}$    | Output Voltage        | $-0.5 \sim V_{DD} + 0.5$ | V                                   |
| $P_D$        | Power Dissipation     | 650                      | mW                                  |
| $T_{SOLDER}$ | Soldering Temperature | $260 \cdot 10$           | $^{\circ}\text{C} \cdot \text{sec}$ |
| $T_{STG}$    | Storage Temperature   | $-65 \sim 150$           | $^{\circ}\text{C}$                  |
| $T_{OPR}$    | Operating Temperature | $0 \sim 70$              | $^{\circ}\text{C}$                  |

## D. C. RECOMMENDED OPERATING CONDITIONS

| SYMBOL   | PARAMETER            | MIN. | TYP. | MAX.           | UNIT |
|----------|----------------------|------|------|----------------|------|
| $V_{DD}$ | Power Supply Voltage | 4.5  | 5.0  | 5.5            | V    |
| $V_{IH}$ | Input High Voltage   | 2.2  | —    | $V_{DD} + 0.3$ | V    |
| $V_{IL}$ | Input Low Voltage    | -3.0 | —    | 0.8            | V    |

## D. C and OPERATING CHARACTERISTICS (Ta = 0 ~ 70°C, VDD = 5V ± 10%)

| SYMBOL     | PARAMETER              | TEST CONDITION                                                                                                                | MIN. | TYP. | MAX. | UNIT          |
|------------|------------------------|-------------------------------------------------------------------------------------------------------------------------------|------|------|------|---------------|
| $I_{IL}$   | Input Leakage Current  | $V_{IN} = 0 \sim V_{DD}$                                                                                                      | —    | —    | ±1.0 | $\mu\text{A}$ |
| $I_{OH}$   | Output High Current    | $V_{OH} = 2.4\text{V}$                                                                                                        | -8   | —    | —    | mA            |
| $I_{OL}$   | Output Low Current     | $V_{OL} = 0.4\text{V}$                                                                                                        | 8    | —    | —    | mA            |
| $I_{LO}$   | Output Leakage Current | $\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$<br>$V_{OUT} = 0 \sim V_{DD}$                                             | —    | —    | ±1.0 | $\mu\text{A}$ |
| $I_{DDO}$  | Operating Current      | $V_{DD} = 5.5\text{V}$ , $t_{\text{cycle}} = \text{Min cycle}$ ,<br>$\overline{CE} = V_{IL}$<br>Other Input = $V_{IH}/V_{IL}$ | —    | —    | 100  | mA            |
| $I_{DDs1}$ | Standby Current        | $\overline{CE} = V_{IH}$                                                                                                      | —    | —    | 20   | mA            |
| $I_{DDs2}$ |                        | $\overline{CE} = V_{DD} - 0.2\text{V}$<br>Other Input = $V_{DD} - 0.2\text{V}$ or $0.2\text{V}$                               | —    | —    | 2    |               |

## CAPACITANCE (Ta = 25°C)

| SYMBOL    | PARAMETER          | TEST CONDITION         | MAX. | UNIT |
|-----------|--------------------|------------------------|------|------|
| $C_{IN}$  | Input Capacitance  | $V_{IN} = \text{GND}$  | 10   | pF   |
| $C_{OUT}$ | Output Capacitance | $V_{OUT} = \text{GND}$ | 10   | pF   |

Note : This parameter periodically sampled is not 100% tested.

## A. C. CHARACTERISTICS

(Ta=0~70°C, VDD=5V±10%)

### Read Cycle

| SYMBOL           | PARAMETER                        | TC5562P-45 |      | TC5562P-55 |      | UNIT |
|------------------|----------------------------------|------------|------|------------|------|------|
|                  |                                  | MIN.       | MAX. | MIN.       | MAX. |      |
| t <sub>RC</sub>  | Read Cycle Time                  | 45         | —    | 55         | —    | ns   |
| t <sub>ACC</sub> | Address Access Time              | —          | 45   | —          | 55   |      |
| t <sub>CO</sub>  | Chip Enable Access Time          | —          | 45   | —          | 55   |      |
| t <sub>COE</sub> | Chip Enable to Output in Low-Z   | 5          | —    | 5          | —    |      |
| t <sub>COH</sub> | Chip Disable to Output in High-Z | —          | 25   | —          | 30   |      |
| t <sub>OH</sub>  | Output Data Hold Time            | 5          | —    | 5          | —    |      |

### Write Cycle

| SYMBOL                      | PARAMETER                        | TC5562P-45 |      | TC5562P-55 |      | UNIT |
|-----------------------------|----------------------------------|------------|------|------------|------|------|
|                             |                                  | MIN.       | MAX. | MIN.       | MAX. |      |
| t <sub>WC</sub>             | Write Cycle Time                 | 45         | —    | 55         | —    | ns   |
| t <sub>WP</sub>             | Write Pulse Width                | 30         | —    | 35         | —    |      |
| t <sub>CW</sub>             | Chip Enable to End of Write      | 30         | —    | 35         | —    |      |
| t <sub>AS</sub>             | Address Set up Time              | 0          | —    | 0          | —    |      |
| t <sub>WR</sub>             | Write Recovery Time              | 0          | —    | 0          | —    |      |
| t <sub>OE<sub>W</sub></sub> | $\overline{WE}$ to Output Low-Z  | 0          | —    | 0          | —    |      |
| t <sub>OD<sub>W</sub></sub> | $\overline{WE}$ to Output High-Z | —          | 25   | —          | 30   |      |
| t <sub>DS</sub>             | Data Set up Time                 | 30         | —    | 35         | —    |      |
| t <sub>DH</sub>             | Data Hold Time                   | 0          | —    | 0          | —    |      |

## A. C. TEST CONDITIONS

|                                          |            |
|------------------------------------------|------------|
| Input Pulse Levels                       | 2.4V/0.6V  |
| Input Rise and Fall Times                | 5ns        |
| Input and Output Timing Reference Levels | 1.5V       |
| Output Load                              | See Fig. 1 |





Fig.1 Output Load

# TC5562P-45


# TC5562P-55

## TIMING WAVEFORMS


### • READ CYCLE (1)



### • WRITE CYCLE 1 ( $\overline{WE}$ Controlled Write)



### • WRITE CYCLE 2 ( $\overline{CE}$ Controlled Write)




Note :

1.  $\overline{WE}$  is High for Read Cycle.
2. Assuming that  $\overline{CE}$  Low transition occurs coincident with or after  $\overline{WE}$  Low transition, Outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior  $\overline{WE}$  High transition, Outputs remain in a high impedance state.
4. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

**OUTLINE DRAWINGS**

Unit in mm



Note : Each lead pitch is 2.54mm.

All leads are located within 0.25mm of the true longitudinal position with respect to No.1 and No.22 leads.