

## TC55257BPL/BFL/BSPL/BFTL/BTRL-85/10(LT)

### SILICON GATE CMOS

### 32,768 WORD x 8 BIT STATIC RAM

#### Description

The TC55257BPL is a 262,144 bit CMOS static random access memory organized as 32,768 words by 8 bits and operated from a single 5V power supply. Advanced circuit techniques provide both high speed and low power features with an operating current of 5mA/MHz (typ.) and a minimum cycle time of 85ns.

When CE is a logical high, the device is placed in a low power standby mode in which the standby current is 2μA at room temperature. The TC55257BPL has two control inputs. Chip enable ( $\overline{CE}$ ) allows for device selection and data retention control, while an output enable input ( $\overline{OE}$ ) provides fast memory access. The TC55257BPL is suitable for use in microprocessor systems where high speed, low power, and battery backup are required. The TC55257BPL-(LT) has an operating temperature range of -20 ~ 70°C so it is suitable for use in low temperature applications.

The TC55257BPL is offered in a standard dual-in-line 28-pin plastic package (0.6/0.3 inch width), a small outline plastic package, and a thin small outline plastic package (forward type, reverse type).

#### Features

- Low power dissipation: 27.5mW/MHz (typ.)
- Standby current: 100μA (max.)
- Single 5V power supply
- Access time (max.)

	TC55257BPL/ BFL/BSPL/BFTL/ BTRL-85(LT)	TC55257BPL/ BFL/BSPL/BFTL/ BTRL-10(LT)
Access Time	85ns	100ns
Chip Enable Access Time	85ns	100ns
Output Enable Time	45ns	50ns


- Power down feature:  $\overline{CE}$
- Data retention supply voltage: 2.0 ~ 5.5V
- Wide operating temperature: -20 ~ 70°C
- Inputs and outputs TTL compatible
- Package TC55257BPL(LT) : DIP28-P-600  
 TC55257BFL(LT) : SOP28-P-450  
 TC55257BSPL(LT) : DIP28-P-300B  
 TC55257BFTL(LT) : TSOP28-P  
 TC55257BTRL(LT) : TSOP28-P-A

#### Pin Names

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
$\overline{CE}$	Chip Enable Input
I/O1 ~ I/O8	Data Input/Output
V <sub>DD</sub>	Power (+5V)
GND	Ground

PIN NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14
PIN NAME	$\overline{OE}$	A <sub>11</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>13</sub>	R/W	V <sub>DD</sub>	A <sub>14</sub>	A <sub>12</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>
PIN NO.	15	16	17	18	19	20	21	22	23	24	25	26	27	28
PIN NAME	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	I/O1	I/O2	I/O3	GND	I/O4	I/O5	I/O6	I/O7	I/O8	$\overline{CE}$	A <sub>10</sub>

## Block Diagram



## Operating Mode

MODE	PIN	$\overline{CE}$	$\overline{OE}$	R/W	I/O1 ~ I/O8	POWER
Read		L	L	H	$D_{OUT}$	$I_{DDO}$
Write		L	*	L	$D_{IN}$	$I_{DDO}$
Output Deselect		L	H	H	High-Z	$I_{DDO}$
Standby		H	*	*	High-Z	$I_{DDS}$

\* H or L

## Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
$V_{DD}$	Power Supply Voltage	-0.3 ~ 7.0	V
$V_{IN}$	Input Voltage	-0.3* ~ 7.0	V
$V_{IO}$	Input and Output Voltage	-0.5* ~ $V_{DD} + 0.5$	V
$P_D$	Power Dissipation	1.0/0.8/0.6**	W
$T_{SOLDER}$	Soldering Temperature • Time	260 • 10	°C • sec
$T_{STRG}$	Storage Temperature	-55 ~ 150	°C
$T_{OPR}$	Operating Temperature	-20 ~ 70	°C

\* 3.0V with a pulse width of 50ns

\*\* Package dependent: 0.6 inch 1.0W, 0.3 inch 0.8W, 0.45 inch 0.6W

**DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.4	—	$V_{DD} + 0.3$	
$V_{IL}$	Input Low Voltage	-0.3*	—	0.6	
$V_{DH}$	Data Retention Supply Voltage	2.0	—	5.5	

\* -3.0V with a pulse width of 50ns

**DC Characteristics ( $T_a = -20 \sim 70^\circ\text{C}$ ,  $V_{DD} = 5\text{V}\pm10\%$ )**

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
$I_{LI}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$		—	—	$\pm 1.0$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $R/W = V_{IL}$ or $\overline{OE} = V_{IH}$ $V_{OUT} = 0 \sim V_{DD}$		—	—	$\pm 1.0$	$\mu\text{A}$
$I_{OH}$	Output High Current	$V_{OH} = 2.4\text{V}$		-1.0	—	—	$\text{mA}$
$I_{OL}$	Output Low Current	$V_{OL} = 0.4\text{V}$		4.0	—	—	$\text{mA}$
$I_{DDO1}$	Operating Current	$CE = V_{IL}$ $R/W = V_{IH}$ Other Input = $V_{IH}/V_{IL}$ $I_{OUT} = 0\text{mA}$	$t_{cycle} = 1\mu\text{s}$	—	10	—	$\text{mA}$
$I_{DDO2}$		$CE = 0.2\text{V}$ $R/W = V_{DD} - 0.2\text{V}$ Other Input = $V_{DD} - 0.2\text{V}/0.2\text{V}$ $I_{OUT} = 0\text{mA}$	$t_{cycle} = \text{Min. cycle}$	—	—	70	
$I_{DDS1}$	Standby Current	$CE = V_{IH}$		—	—	3	$\text{mA}$
$I_{DDS2}$		$CE = V_{DD} - 0.2\text{V}$ $V_{DD} = 2.0\text{V} \sim 5.5\text{V}$	$T_a = -20 \sim 70^\circ\text{C}$	—	—	100	$\mu\text{A}$
			$T_a = 25^\circ\text{C}$	—	2	—	

**Capacitance\* ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )**

SYMBOL	PARAMETER	TEST CONDITION		MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$		10	$\text{pF}$
$C_{OUT}$	Output Capacitance	$V_{OUT} = \text{GND}$		10	$\text{pF}$

\*This parameter is periodically sampled and is not 100% tested.

**AC Characteristics (Ta = -20 ~ 70°C, V<sub>DD</sub> = 5V±10%)****Read Cycle**

SYMBOL	PARAMETER	TC55257BPL/BFL/BSPL/BFTL/BTRL				UNIT	
		-85(LT)		-10(LT)			
		MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Read Cycle Time	85	—	100	—	ns	
t <sub>ACC</sub>	Address Access Time	—	85	—	100		
t <sub>CO</sub>	CE Access Time	—	85	—	100		
t <sub>OE</sub>	Output Enable to Output in Valid	—	45	—	50		
t <sub>COE</sub>	Chip Enable (CE) to Output in Low-Z	5	—	5	—		
t <sub>OEE</sub>	Output Enable to Output in Low-Z	0	—	0	—		
t <sub>OD</sub>	Chip Enable (CE) to Output in High-Z	—	30	—	50		
t <sub>ODO</sub>	Output Enable to Output in High-Z	—	30	—	40		
t <sub>OH</sub>	Output Data Hold Time	10	—	10	—		

**Write Cycle**


SYMBOL	PARAMETER	TC55257BPL/BFL/BSPL/BFTL/BTRL				UNIT	
		-85(LT)		-10(LT)			
		MIN.	MAX.	MIN.	MAX.		
t <sub>WC</sub>	Write Cycle Time	85	—	100	—	ns	
t <sub>WP</sub>	Write Pulse Width	60	—	70	—		
t <sub>CW</sub>	Chip Selection to End of Write	65	—	90	—		
t <sub>AS</sub>	Address Setup Time	0	—	0	—		
t <sub>WR</sub>	Write Recovery Time	5	—	5	—		
t <sub>ODW</sub>	R/W to Output in High-Z	—	30	—	50		
t <sub>OEW</sub>	R/W to Output in Low-Z	0	—	0	—		
t <sub>DS</sub>	Data Setup Time	40	—	40	—		
t <sub>DH</sub>	Data Hold Time	0	—	0	—		

**AC Test Conditions**


Input Pulse Levels	2.6V/0.4V
Input Pulse Rise and Fall Time	5ns
Input Timing Measurement Reference Levels	2.4V/0.6V
Output Timing Measurement Reference Levels	2.2V/0.8V
Output Load	1 TTL Gate and C <sub>L</sub> = 100pF


## Timing Waveforms

### Read Cycle (1)



### Write Cycle 1 (4) (R/W Controlled Write)



Write Cycle 2<sup>(4)</sup> ( $\overline{CE}$  Controlled Write)


## Notes:

1. R/W is high for read cycles.
2. If the  $\overline{CE}$  low transition occurs coincident with or after the R/W low transition, outputs remain in a high impedance state.
3. If the  $\overline{CE}$  high transition occurs coincident with or prior to the R/W high transition, outputs remain in a high impedance state.
4. If  $\overline{OE}$  is high during a write cycle, the outputs are in a high impedance state during this period.

**Data Retention Characteristics (Ta = -20 ~ 70°C)**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DH}$	Data Retention Supply Voltage	2.0	—	5.5	V
$I_{DDS2}$	Standby Current	$V_{DH} = 3.0V$	—	50	$\mu A$
		$V_{DH} = 5.5V$	—	100	
$t_{CDR}$	Chip Deselect to Data Retention Mode	0	—	—	
$t_R$	Recovery Time	$t_{RC(1)}$	—	—	$\mu s$

Note (1): Read Cycle Time

 **$\overline{CE}$  Controlled Data Retention Mode**

Note (2): If the  $V_{IH}$  of  $\overline{CE}$  is 2.4V in operation,  $I_{DDS1}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.6V.