TOSHIBA MOS MEMORY PRODUCT

TC54256AP/AF

32.768 WORD x 8 BIT COMS ONE TIME PROGRAMMABLE READ ONLY MEMORY

DESCRIPTION

The TC54256AP/AF is a 32,768 word \times 8 bit one time programmable read only memory, and molded in a 28 pin plastic package. The TC54256AP/AF's access time is 200ns and has low power standby mode which reduces the power dissipation without increasing access time. The electrical characteristics and programming method are the same as U.V. EPROM TC57256AD's. Once programed, the TC54256AP/AF can not be erased because of using plastic DIP without transparent window.

FEATURES


- Peripheral circuit: CMOS Memory cell : N-MOS
- Low power dissipation Active: 40mA/6.7MHz Standby: 100µA
- Fast access time: 200ns
- Single 5V power supply
- · Full static operation
- · High speed programming mode

- · Inputs and outputs TTL compatible
- Pin compatible with ROM TC53257P, TMM23256P, EPROM TMM27256D/AD, TC57256D/AD, One time PROM TMM24256P/AP and TC54256P
- Standard 28 pin DIP plastic package: TC54256AP
- Plastic Flat Package : TC54256AF

PIN CONNECTION (TOP VIEW)

	٠ر		
v_{PP}		28 D VCC	
A12	디 2	27 A14	
A7	4 3	26 🗖 A13	
A6 (□ 4	25 🗖 AB	
A5	₫5	24 🗖 A9	
A4 l	ቯ 6	23 🗖 A11	
A3	ロ ァ	22 🗖 OE	
A2	¤ 8	21 7 A10	
Al (4 9	20 🗖 CE	
A0 (10	19 707	
001	4 11	18 🗖 06	
01	12	17 🗖 05	
021	1 3	16 🗖 04	
GND	4 14	15 🗖 03	

BLOCK DIAGRAM



PIN NAMES

A0 ~ A14	Address Inputs
00 ∿ 07	Outputs (Inputs)
CE	Chip Enable Input
ŌĒ	Output Enable Input
VPP	Program Supply Voltage
ACC	V _{CC} Supply Voltage (+5V)
GND	Ground

MODE SELECTION

PIN	CE	ŌĒ	VPP	VCC	00 ∿ 07	POWER
MODE	(20)	(22)	(1)	(28)	$(11 \sim 13, 15 \sim 19)$	FOWER
Read	L	L			Data Out	Active
Output Deselect	*	H	5V	5V	High Impedance	ACLIVE
Standby	Н *			ļ	High Impedance	Standby
Program	L	Н			Data In	
Program Inhibit	Н	Н	12.5V	6V	High Impedance	Active
Program Verify	*	L			Data Out	

*: H or L

TC54256AP/AF

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
v _{CC}	VCC Power Supply Voltage	-0.6 ∿ 7.0	v
V _{PP}	Program Supply Voltage	-0.6 ∿ 14.0	v
v _{IN}	Input Voltage	-0.6 ∿ 7.0	V
V _{I/O}	Input/Output Voltage	-0.6 ∿ V _{CC} +0.5	v
PD	Power Dissipation	1.5	W
TSOLDER	Soldering Temperature Time	260 • 10	°C • sec
TSTRG Storage Temperature		-65 ∿ 125	°C
TOPR	Operating Temperature	-40 ∿ 85	°C

READ OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	_	V _{CC} +0.3	
v _{IL}	Input Low Voltage	-0.3	-	0.8	V
v _{cc}	V _{CC} Power Supply Voltage	4.75	5.00	5.25	V
V _{PP}	Vpp Power Supply Voltage	V _{CC} -0.6	V _{CC}	V _{CC} +0.6	

D.C. and OPERATING CHARACTERISTICS (Ta=-40 \sim 85°C, VCC=5V \pm 5%)

		(
SYMBOL	PARAMETER	TEST C	CONDITION	MIN.	TYP.	MAX.	UNIT
I _{LI}	Input Current	V _{IN} =0V ~ V	$v_{IN}=ov \sim v_{CC}$		-	±10	μA
I _{CC01}			f=6.7MHz	-	-	40	mA
I _{CCO2}	Operating Current	CE=0V	f=1MHz	-	-	10	111125
I _{CCS1}	Charaltan Canada	CE=VIH		-	-	1	mA .
I _{CCS2}	Standby Current	CE=V _{CC} -0.2V		_	-	100	μА
V _{OH}	Output High Voltage	I _{OH} =-400μ	A	2.4	-	-	V
VOL	Output Low Voltage	I _{OL} =2.1mA	I _{OL} =2.1mA		-	0.4	v
I _{PP1}	V _{PP} Current	V _{PP} =V _{CC} ±0.6V		-	-	±10	μА
ILO	Output Leakage Current	V _{OUT} =0.4V ∿ V _{CC}		-	-	±10	μА

A.C. CHARACTERISTICS (Ta=-40 \sim 85°C, V_{CC}=5V±5%, V_{PP}=V_{CC}±0.6V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT
tACC	Address Access Time	CE=OE=VIL	-	200	
t _{CE}	CE to Output Valid	ŌE=V _{IL}	-	200	
t _{OE}	OE to Output Valid	CE=V _{IL}	-	70	
t _{DF1}	CE to Output in High-Z	OE=V _{IL}	0	60	ns
t _{DF2}	OE to Output in High-Z	CE=V _{IL}	0	60	
t _{OH}	Output Data in Hold Time	CE=OE=V _{IL}	0	_	

A.C. TEST CONDITIONS

· Output Load

: 1 TTL Gate and CL=100pF

 Input Pulse Rise and Fall Times • Input Pulse Levels

: 10ns Max. : $0.45V \sim 2.4V$


• Timing Measurement Reference Level : Inputs 0.8V and 2.2V, Outputs 0.8V and 2.0V

CAPACITANCE * (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
CIN	Input Capacitance	V _{IN} =0V	_	4	6	26
COUT	Output Capacitance	V _{OUT} =0V	-	8	12	pF

^{*} This parameter is periodically sampled and is not 100% tested.

TIMING WAVEFORMS (READ)



TC54256AP/AF

PROGRAM OPERATION

D.C. RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VIH	Input High Voltage	2.2	-	V _{CC} +1.0	
VIL	Input Low Voltage	-0.3	-	0.8	1
V _{CC}	V _{CC} Power Supply Voltage	5.75	6.0	6.25	1 V
V _{PP}	V _{PP} Power Supply Voltage	12.0	12.5	13.0	1

D.C. and OPERATING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

				rr		•	
SYMBOL	PARAMETER	PARAMETER TEST CONDITION		TYP.	MAX.	UNIT	
I _{LI}	Input Current	$V_{IN}=0 \sim V_{CC}$	-	-	±10	μA	
v _{OH}	Output High Voltage	I _{OH} =-400μA	2.4	-	-	v	
V _{OL}	Output Low Voltage	I _{OL} =2.1mA	-	-	0.4	. V	
ICC	V _{CC} Supply Current	-	-	-	40	mA.	
I _{PP2}	V _{PP} Supply Current	V _{PP} =13.0V	-	-	50	mА	
V _{ID}	A9 Auto Select Voltage	_	11.5	12.0	12.5	v	

A.C. PROGRAMMING CHARACTERISTICS (Ta=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.5V)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
t _{AS}	Address Setup Time	_	2	-	-	μS
t _{AH}	Address Hold Time	-	2	-	-	μs
tCES	CE Setup Time	-	0	-	_	ns
t _{CEH}	CE Hold Time	-	0	_	-	ns
t _{OES}	OE Setup Time	-	2	_	-	μs
tDS	Data Setup Time	-	2		-	μS
t _{DH}	Data Hold Time	-	2	_	-	μs
tVPS	V _{PP} Setup Time	-	2	-	-	μs
tvcs	V _{CC} Setup Time	-	2	-	-	μs
tPW	Initial Program Pulse Width	CE=VIL, OE=VIH	0.95	1	1.05	ms
topw	Overprogram Pulse Width	Note 1	2.85	3	78.75	ms
t _{OE}	OE to Output Valid	CE=V _{IH}	-	-	150	ns
tDFP	OE to Output in High-Z	CE=VIH	-	-	130	ns

A.C. TEST CONDITIONS


• Output Load : 1 TTL Gate and C_L (100pF)

• Input Pulse Rise and Fall Times : 10ns Max. • Input Pulse Levels : $0.45 \text{V} \sim 2.4 \text{V}$

• Timing Measurement Reference Level: Input 0.8V and 2.2V, Output 0.8V and 2.0V

Note 1: The length of the overprogram pulse may vary as a function of the counter value $\mathbf{X}.$

TIMING WAVEFORMS (PROGRAM) $(V_{CC}=6V\pm0.25V,\ V_{PP}=12.5V\pm0.5V)$



- Note 1. $V_{\rm CC}$ must be applied simultaneously or before $V_{\rm PP}$ and cut off simultaneously or after $V_{\rm PP}$.
 - 2. Removing the device from socket and setting the device in socket with $V_{\rm PP}$ =12.5V may cause permanent damage to the device.
 - 3. The Vpp supply voltage is permitted up to 14V for program operation. So the voltage over 14V should not be applied to the Vpp terminal. When the switching pulse voltage is applied to the Vpp terminal, the overshoot voltage of its pulse should not be exceeded 14V.

TC54256AP/AF

OPERATION INFORMATION

The TC54256AP/AF's six operation modes are listed in the following table. Mode selection can be achieved by applying TTL level signal to all inputs.

MODE	PIN NAMES (NUMBER)	(20)	<u>ŌĒ</u> (22)	·V _{PP} (1)	V _{CC} (28)	00 ∿ 07 (11 ∿ 13, 15 ∿ 19)	POWER	
Read Operation (Ta=-40 ∿ 85°C)	Read	L	L			Data Out	A - A	
	Output Deselect	*	Н	5v	5V	High Impedance	Active	
, ,	Standby	Н	*			High Impedance	Standby	
Program Operation	Program	L	Н			Data In		
(Ta=25±5°C)	Program Inhibit	Н	Н	12.5V	6V	High Impedance	Active	
	Program Verify	*	L].		Data Out		

Note: H; V_{IH}, L; V_{IL}, *; V_{IH} or V_{IL}

READ MODE

The TC54256AP/AF has two control functions. The chip enable ($\overline{\text{CE}}$) controls the operation power and should be used for device selection. The output enable ($\overline{\text{OE}}$) controls the output buffers, independent of device selection. Assuming that $\overline{\text{CE}}=\overline{\text{OE}}=\text{V}_{\text{IL}}$, the output data is valid at the outputs after address access time from stabilizing of all addresses. The $\overline{\text{CE}}$ to output valid (t_{CE}) is equal to the address access time (t_{ACC}). Assuming that $\overline{\text{CE}}=\text{V}_{\text{IL}}$ and all addresses are valid, the output data is valid at the outputs after t_{OF} from the falling edge of $\overline{\text{OE}}$.

OUTPUT DESELECT MODE

Assuming that $\overline{\text{CE}}=\text{V}_{\text{IH}}$ or $\overline{\text{OE}}=\text{V}_{\text{IH}}$, the outputs will be in a high impedance state. So two or more TC54256AP/AF's can be connected together on a common bus line. When $\overline{\text{CE}}$ is decoded for device selection, all deselected devices are in low power standby mode.

STANDBY MODE

The TC54256AP/AF has a low power standby mode controlled by the $\overline{\text{CE}}$ signal. By applying a high level to the $\overline{\text{CE}}$ input, the TC54256AP/AF is placed in the standby mode which reduce the operating current to 100 μ A by applying MOS-high level (VCC) and then the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ inputs.

PROGRAM MODE

Initially, when received by customers, all bits of the TC54256AP/AF are in the "1" state which is erased state.

Therefore the program operation is to introduce "0's" data into the desired bit locations by electrically programming.

The TC54256AP/AF is in the programming mode when the Vpp input is at 12.5V and $\overline{\text{CE}}$ is at TTL-Low level under $\overline{\text{OE}}=\text{V}_{\text{IH}}$.

The TC54256AP/AF can be programmed any location at anytime either individually, sequentially, or at random.

PROGRAM VERIFY MODE

The verify mode is to check that desired data is correctly programmed on the programmed bits.

The verify is accomplished with $\overline{\text{OE}}$ at V_{IL} and $\overline{\text{CE}}$ at V_{IH} or V_{IL} .

PROGRAM INHIBIT MODE

Under the condition that the program voltage (+12.5V) is applied to Vpp terminal, a TTL high level $\overline{\text{CE}}$ input inhibits the TC54256AP/AF from being programmed. Programming of two or more TC54256AP/AF's in parallel with different data is easily accomplished. That is, all inputs except for $\overline{\text{CE}}$ and $\overline{\text{OE}}$ may be commonly connected, and a TTL Low level program pulse is applied to the $\overline{\text{CE}}$ of the desired device only and TTL high level signal is applied to the other devices.

HIGH SPEED PROGRAMMING MODE


The program time can be greatly decreased by using this high speed programming mode. The device is set up in the high speed programming mode when the programming voltage (+12.5V) is applied to the Vpp terminal with Vcc=6V.

The programming is achieved by applying a single TTL low level lms pulse to the $\overline{\text{CE}}$ input after addresses and data are stable. Then the programmed data is verified by using Program Verify Mode.

If the programmed data is not correct, another program pulse of lms is applied and then the programmed data is verified. This should be repeated until the program operates correctly (max. 25 times).

After correctly programming the selected address, the additional program pulse with width of 3 times more than that needed for initial programming is applied. When programming has been completed, the data in all addresses should be verified with Vcc=Vpp=5V.

HIGH SPEED PROGRAM MODE FLOW CHART



ELECTRIC SIGNATURE MODE

Electric signature mode allows to read out a code from TC54256AP/AF which identifies its manufacturer and device type.

The programming equipment may read out manufacturer code and device code from TC54256AP/AF by using this mode before program operation and automatically setprogram voltage $(V_{\rm PP})$ and algorithm.

Electric Signature mode is set up when 12V is applied to address line A9 and the rest of address lines is set to $V_{\rm IL}$ in read operation. Data output in this conditions is manufacturer code. Device code is identified when address A0 is set to $V_{\rm IH}$. These two codes possess an odd parity with the parity bit of MSB (07). The following table shows electric signature of TC54256AP/AF.


PINS	A0 (10)	07 (19)	06 (18)	05 (17)	04 (16)	03 (15)	02 (13)	01 (12)	00 (11)	HEX. DATA
Manufacture Code	VIL	1	0	0	1	1	0	0	0	98
Device Code	VIH	1	1	0	0	0	1	0	0	C4

Notes: A9=12V±0.5V

A1 \sim A8, A10 \sim A14, \overline{CE} , $\overline{OE}=V_{IL}$


OUTLINE DRAWINGS (TC54256AP)

Unit in mm



- Note 1. Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect No.1 and No.28 leads.
 - 2. This value is measured at the end of leads.
 - 3. All dimensions are in millimeters.

OUTLINE DRAWINGS (TC54256AF)



Note: Lead pitch is 1.27 and tolerance is ± 0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.