

**TOSHIBA**

# TC518129BPL/BSPL/BFL/BFWL/BFTL-70/80/10 TC518129BPL/BSPL/BFL/BFWL/BFTL-70L/80L/10L

**SILICON GATE CMOS****131,072 WORD x 8 BIT CMOS PSEUDO STATIC RAM****Description**

The TC518129B is a 1M bit high speed CMOS pseudo static RAM organized as 131,072 words by 8 bits. The TC518129B utilizes a one transistor dynamic memory cell with CMOS peripheral circuitry to provide high capacity, high speed and low power storage. The TC518129B operates from a single 5V power supply. Refreshing is supported by a refresh (RFSH) input which enables two types of refreshing - auto refresh and self refresh. The TC518129B features a static RAM-like interface with a write cycle in which the input data is written into the memory cell at the rising edge of R/W thus simplifying the microprocessor interface.

A CS standby mode interface is incorporated in the TC518129B family, with the CE2 pin in the TC518128B family changed to a CS pin. The TC518129B is available in a 32-pin, 0.6 inch and 0.3 inch width plastic DIP, a small outline plastic flat package, and a 32-pin thin small outline plastic package (forward type).

**Features**


- Organization: 131,072 words x 8 bits
- Single 5V power supply
- Fast access time

	TC518129B Family		
	-70	-80	-10
$t_{CEA}$ $\overline{CE}$ Access Time	70ns	80ns	100ns
$t_{OEA}$ $\overline{OE}$ Access Time	25ns	30ns	40ns
$t_{RC}$ Cycle Time	115ns	130ns	160ns
Power Dissipation	385mW	330mW	275mW
Self Refresh Current	200 $\mu$ A (L version) 50 $\mu$ A (LL version)		


- Auto refresh is supported by an internal refresh address counter
- Self refresh is supported by an internal timer
- Inputs and outputs TTL compatible
- Refresh: 512 refresh cycles/8ms
- Auto refresh power down feature
- Package
  - TC518129BPL : DIP32-P-600
  - TC518129BFL : SOP32-P-450
  - TC518129BSPL : DIP32-P-300
  - TC518129BFWL : SOP32-P-525
  - TC518129BFTL : TSOP32-P-0820

**(TSOP)**

PIN NO.	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
PIN NAME	A <sub>11</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>13</sub>	R/W	CS	A <sub>15</sub>	V <sub>DD</sub>	RFSH	A <sub>16</sub>	A <sub>14</sub>	A <sub>12</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>
PIN NO.	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
PIN NAME	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	I/O1	I/O2	I/O3	GND	I/O4	I/O5	I/O6	I/O7	I/O8	$\overline{CE}$	A <sub>10</sub>	$\overline{OE}$

**Pin Connection (Top View)**

TC518129BPL / BFL / BSPL / BFWL




TC518129BFTL (Forward)

**Pin Names**

A0 ~ A16	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}$	Output Enable Input
RFSH	Refresh Input
$\overline{CE}$	Chip Enable Input
CS	Chip Select Input
I/O1 ~ I/O8	Data Inputs/Outputs
V <sub>DD</sub>	Power
GND	Ground

## Block Diagram



## Operating Mode

MODE	PIN	$\overline{CE}$	CS	$\overline{OE}$	R/W	$\overline{RFSH}$	A0 ~ A16	I/O1 ~ 8
Read		L	H	L	H	*	V*	OUT
Write		L	H	*	L	*	V*	IN
$\overline{CE}$ only Refresh		L	H	H	H	*	V*	HZ
CS Standby		L	L	*	*	*	*	HZ
Auto/Self Refresh		H	*	*	*	L	*	HZ
Standby		H	*	*	*	H	*	HZ

H = High level input ( $V_{IH}$ )L = Low level input ( $V_{IL}$ )\* =  $V_{IH}$  or  $V_{IL}$ V\* = At the falling edge of  $\overline{CE}$ , all address inputs are latched. At all other times, the address inputs are "\*\*".

HZ = High impedance

## Maximum Ratings

SYMBOL	ITEM	RATING	UNIT	NOTES
$V_{IN}$	Input Voltage	-1.0 ~ 7.0	V	1
$V_{OUT}$	Output Voltage	-1.0 ~ 7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0 ~ 7.0	V	
$T_{OPR}$	Operating Temperature	0 ~ 70	°C	
$T_{STRG}$	Storage Temperature	-55 ~ 150	°C	
$T_{SOLDER}$	Soldering Temperature • Time	260 • 10	°C • sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

## DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V	2
V <sub>IH</sub>	Input High Voltage	2.4	–	V <sub>DD</sub> + 1.0	V	
V <sub>IL</sub>	Input Low Voltage	-1.0	–	0.8	V	

DC Characteristics (Ta = 0 ~ 70°C, V<sub>DD</sub> = 5V±10%)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES	
I <sub>DDO</sub>	Operating Current (Average) CE, Address cycling: t <sub>RC</sub> = t <sub>RC</sub> min.	70ns version	–	50	70	mA 3,4	
		80ns version	–	40	60		
		100ns version	–	35	50		
I <sub>DDS1</sub>	Standby Current CE = V <sub>IH</sub> , RFSH = V <sub>IH</sub>	–	–	1	mA		
I <sub>DDS2</sub>	Standby Current CE = V <sub>DD</sub> - 0.2V, RFSH = V <sub>DD</sub> - 0.2V	L version	–	100	200	μA	
		LL version	–	35	50	μA	
I <sub>DDF1</sub>	Self Refresh Current (Average) CE = V <sub>IH</sub> , RFSH = V <sub>IL</sub>	–	–	1	mA		
I <sub>DDF2</sub>	Self Refresh Current (Average) CE = V <sub>DD</sub> - 0.2V, RFSH = 0.2V	L version	–	100	200	μA	
		LL version	–	35	50	μA	
I <sub>DDF3</sub>	Auto Refresh Current (Average) RFSH cycling: t <sub>FC</sub> = t <sub>FC</sub> min	–	–	2	mA		
I <sub>DDF4</sub>	CE only Refresh Current (Average) CE, Address cycling: t <sub>RC</sub> = t <sub>RC</sub> min.	70ns version	–	50	70	mA 3	
		80ns version	–	40	60		
		100ns version	–	35	50		
I <sub>I(L)</sub>	Input Leakage Current 0V ≤ V <sub>IN</sub> ≤ V <sub>DD</sub> , All other Inputs not under test = 0V	–	–	±10	μA		
I <sub>O(L)</sub>	Output Leakage Current Output Disabled (CE = V <sub>IH</sub> or OE = V <sub>IH</sub> or R/W = V <sub>IL</sub> ), 0V ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub>	–	–	±10	μA		
V <sub>OH</sub>	Output High Level I <sub>OH</sub> = -1mA	2.4	–	–	V		
V <sub>OL</sub>	Output Low Level I <sub>OL</sub> = 2.1mA	–	–	0.4	V		

Capacitance\* (V<sub>DD</sub> = 5V, Ta = 25°C, f = 1MHz)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>I1</sub>	Input Capacitance (A0 ~ A16)	–	5	pF
C <sub>I2</sub>	Input Capacitance (CE, CS, OE, R/W, RFSH)	–	7	
C <sub>IO</sub>	Input/Output Capacitance	–	7	

\*This parameter is periodically sampled and is not 100% tested.

**TC518129BPL/BSPL/BFL/BFWL/BFTL-70/80/10**  
**TC518129BPL/BSPL/BFL/BFWL/BFTL-70L/80L/10L Static RAM**
**AC Characteristics (Ta = 0 ~ 70°C, VDD = 5V±10%) (Notes: 5, 6, 7, 8)**

SYMBOL	PARAMETER	-70		-80		-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read, Write Cycle Time	115	–	130	–	160	–	ns	
t <sub>RMW</sub>	Read Modify Write Cycle Time	160	–	180	–	220	–		
t <sub>CE</sub>	$\overline{\text{CE}}$ Pulse Width	70	10,000	80	10,000	100	10,000		
t <sub>p</sub>	$\overline{\text{CE}}$ Precharge Time	35	–	40	–	50	–		
t <sub>CEA</sub>	$\overline{\text{CE}}$ Access Time	–	70	–	80	–	100		
t <sub>OEA</sub>	$\overline{\text{OE}}$ Access Time	–	25	–	30	–	40		
t <sub>CLZ</sub>	$\overline{\text{CE}}$ to Output in Low -Z	20	–	20	–	20	–		
t <sub>OLZ</sub>	$\overline{\text{OE}}$ to Output in Low -Z	0	–	0	–	0	–		
t <sub>WLZ</sub>	Output Active from End of Write	0	–	0	–	0	–		
t <sub>CHZ</sub>	Chip Disable to Output in High-Z	0	20	0	20	0	25		9
t <sub>OHZ</sub>	$\overline{\text{OE}}$ Disable to Output in High-Z	0	20	0	20	0	25		9
t <sub>WHZ</sub>	Write Enable to Output in High-Z	0	25	0	25	0	30		9
t <sub>ODS</sub>	$\overline{\text{OE}}$ Output Disable Setup Time	0	–	0	–	0	–		
t <sub>ODH</sub>	$\overline{\text{OE}}$ Output Disable Hold Time	10	–	10	–	10	–		
t <sub>RCS</sub>	Read Command Setup Time	0	–	0	–	0	–		
t <sub>RCH</sub>	Read Command Hold Time	0	–	0	–	0	–		
t <sub>CSS</sub>	Chip Select Setup Time	0	–	0	–	0	–		
t <sub>CSH</sub>	Chip Select Hold Time	20	–	25	–	30	–		
t <sub>WP</sub>	Write Pulse Width	20	–	25	–	30	–		
t <sub>WCH</sub>	Write Command Hold Time	35	10,000	40	10,000	50	10,000		
t <sub>CWL</sub>	Write Command to $\overline{\text{CE}}$ Lead Time	20	10,000	25	10,000	30	10,000		
t <sub>DSW</sub>	Data Setup Time from R/W	15	–	20	–	25	–		10
t <sub>DSC</sub>	Data Setup Time from $\overline{\text{CE}}$	15	–	20	–	25	–		10
t <sub>DHW</sub>	Data Hold Time from R/W	0	–	0	–	0	–		10
t <sub>DHC</sub>	Data Hold Time from $\overline{\text{CE}}$	0	–	0	–	0	–		10
t <sub>ASC</sub>	Address Setup Time	0	–	0	–	0	–		11
t <sub>AHC</sub>	Address Hold Time	20	–	25	–	30	–		11
t <sub>RHC</sub>	$\overline{\text{RFSH}}$ Command Hold Time	15	–	15	–	15	–		
t <sub>FC</sub>	Auto Refresh Cycle Time	115	–	130	–	160	–		
t <sub>RFD</sub>	$\overline{\text{RFSH}}$ Delay Time from $\overline{\text{CE}}$	35	–	40	–	50	–		
t <sub>FAP</sub>	$\overline{\text{RFSH}}$ Pulse Width (Auto Refresh)	30	8,000	30	8,000	30	8,000		12
t <sub>FP</sub>	$\overline{\text{RFSH}}$ Precharge Time	30	–	30	–	30	–		12
t <sub>FAS</sub>	$\overline{\text{RFSH}}$ Pulse Width (Self Refresh)	8,000	–	8,000	–	8,000	–	12	
t <sub>FRS</sub>	$\overline{\text{CE}}$ Delay Time from $\overline{\text{RFSH}}$ (Self Refresh)	160	–	160	–	190	–	12	
t <sub>REF</sub>	Refresh Period (512 cycles, A0 ~ A8)	–	8	–	8	–	8	ms	
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

## Notes:


- 1) Stress greater than those listed under "Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are referenced to GND.
- 3)  $I_{DDO}$  and  $I_{DDF4}$  depend on the cycle time.
- 4)  $I_{DDO}$  depends on the output loading. Specified values are obtained with the outputs open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE}$  is required after power-up before proper device operation is achieved.
- 6) AC measurements assume  $t_T = 5$ ns.

## 7) Timing reference levels

Input Levels :  $V_{IH} = 2.6V$   
 $V_{IL} = 0.6V$

Input Reference Levels :  $V_{IH} = 2.4V$   
 $V_{IL} = 0.8V$

Output Reference Levels :  $V_{OH} = 2.2V$   
 $V_{OL} = 0.8V$



- 8) Measured with a load equivalent to 1 TTL load and 100pF.
- 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) For write cycles, the input data is latched at the earlier of R/W or  $\overline{CE}$  rising edge. Therefore, the input data must be valid during the setup time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 11) All address inputs are latched at the falling edge of  $\overline{CE}$ . Therefore, all the address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 12) The two refresh operations, auto refresh and self refresh, are defined by the  $\overline{RFSH}$  pulse width under the condition  $\overline{CE} = V_{IH}$ .

Auto refresh :  $\overline{RFSH}$  pulse width  $\leq t_{FAP}$  (max.)


Self refresh :  $\overline{RFSH}$  pulse width  $\geq t_{FAS}$  (min.)

The timing parameter  $t_{FRS}$  must be met for proper device operation under the following conditions:


- after self refresh
- if  $\overline{RFSH} = "L"$  after power-up

## Timing Waveforms


### Read Cycle




### Write Cycle 1 ( $\overline{OE}$ Fixed High)



Write Cycle 2 ( $\overline{OE}$  Clocked)




Write Cycle 3 ( $\overline{OE}$  Fixed Low)




**TC518129BPL/BSPL/BFL/BFWL/BFTL-70/80/10**  
**TC518129BPL/BSPL/BFL/BFWL/BFTL-70L/80L/10L Static RAM**

**Read Modify Write Cycle**



**$\overline{CE}$  Only Refresh**




Note : A9 ~ A16 =  $V_{IH}$  or  $V_{IL}$


▨ : H or L



**Auto Refresh**



**Self Refresh**



**CS Standby Mode**

