

# TC40H194P/F


C<sup>2</sup>MOS DIGITAL INTEGRATED CIRCUIT  
SILICON MONOLITHIC

## TC40H194 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER


The TC40H194 is a 4-bit bidirectional bit register, which permits right shift (in the direction from Q<sub>A</sub> to Q<sub>D</sub>) and left shift (in the direction from Q<sub>D</sub> to Q<sub>A</sub>) operations.

When CLEAR terminal is set to "L" level, output goes to "L" level regardless of other inputs. All the other operations synchronize with the rising edge of CLOCK.

The function and pin assignment of this register are the same as those of the TTL74194 and the LSTTL74LS194.



DIP16 (3D16A-P)




MFP16 (F16GC-P)

### MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	V <sub>DD</sub>	V <sub>SS</sub> -0.5 ~ V <sub>SS</sub> +10	V
Input Voltage	V <sub>IN</sub>	V <sub>SS</sub> -0.5 ~ V <sub>DD</sub> +0.5	V
Output Voltage	V <sub>OUT</sub>	V <sub>SS</sub> -0.5 ~ V <sub>DD</sub> +0.5	V
Input Current	I <sub>IN</sub>	±10	mA
Power Dissipation	P <sub>D</sub>	300(DIP)/180(MFP)	mW
Storage Temperature	T <sub>stg</sub>	-65 ~ 150	°C
Lead Temp./Time	T <sub>sol</sub>	260°C • 10 sec	

### PIN CONNECTION



### TRUTH TABLE


CLEAR	MODE			INPUTS				OUTPUTS					
	S <sub>I</sub>	S <sub>O</sub>	CLOCK	LEFT	RIGHT	A	B	C	D	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
L	*	*	*	*	*	*	*	*	*	L	L	L	L
H	*	*	H	*	*	*	*	*	*	No Change			
H	H	H	↑	*	*	a	b	c	d	a	b	c	d
H	L	H	↑	*	H	*	*	*	*	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	L	H	↑	*	L	*	*	*	*	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	H	L	↑	H	*	*	*	*	*	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	H
H	H	L	↑	L	*	*	*	*	*	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
H	L	L	*	*	*	*	*	*	*	No Change			

\*=Don't Care


www.DataSheet4U.com

# TC40H194P/F

## BLOCK DIAGRAM



## TIMING CHART



# TC40H194P/F

## RECOMMENDED OPERATING CONDITION (V<sub>SS</sub>=0V)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	MAX.	MIN.	TYPE
Supply Voltage	V <sub>DD</sub>	—	2.0	—	8.0	V
Input Voltage	V <sub>IN</sub>	—	0	—	V <sub>DD</sub>	V
Operating Temperature	T <sub>opr</sub>	—	-40	—	85	°C

## ELECTRICAL CHARACTERISTICS (V<sub>SS</sub>=0.0V)

CHARACTERISTIC	SYMBOL	TEST CONDITION	V <sub>DD</sub> (V)	-40°C		25°C			85°C		UNIT
				MIN.	MAX.	MIN.	TYP.	MAX.	MIN.	MAX.	
High Level Output Voltage	V <sub>OH</sub>	I <sub>OUT</sub>   < 1μA V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub>	5	4.95	—	4.95	5.0	—	4.95	—	V
Low Level Output Voltage	V <sub>OL</sub>	I <sub>OUT</sub>   < 1μA V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub>	5	—	0.05	—	0.0	0.05	—	0.05	
High Level Output Current	I <sub>OH</sub>	V <sub>OH</sub> =4.6V V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub>	5	-0.52	—	-0.44	—	—	-0.36	—	mA
Low Level Output Current	I <sub>OL</sub>	V <sub>OL</sub> =0.4V V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub>	5	1.4	—	1.1	—	—	0.8	—	
Input Voltage	"H" Level V <sub>IH</sub>	I <sub>OUT</sub>   < 1μA V <sub>OUT</sub> =0.5V	5	4.0	—	4.0	—	—	4.0	—	V
	"L" Level V <sub>IL</sub>		5	—	1.0	—	—	1.0	—	1.0	
Input Current	"H" Level I <sub>IH</sub>	V <sub>IH</sub> =8.0V	8	—	0.3	—	10 <sup>-5</sup>	0.3	—	1.0	μA
	"L" Level I <sub>IL</sub>	V <sub>IL</sub> =0.0V	8	—	-0.3	—	-10 <sup>-5</sup>	-0.3	—	-1.0	
Quiescent Supply Current	I <sub>DD</sub>	*V <sub>IN</sub> =V <sub>SS</sub> , V <sub>DD</sub>	5	—	12.5	—	10 <sup>-3</sup>	12.5	—	75	μA




\* All valid input combinations.

## SWITCHING CHARACTERISTICS (T<sub>a</sub>=25°C, V<sub>SS</sub>=0.0V, V<sub>DD</sub>=5V, C =15pF)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Output Rise Time	t <sub>or</sub>	Fig.1	—	21	40	ns	
Output Fall Time	t <sub>of</sub>	Fig.1	—	14	30		
Propagation Delay Time	Low-High	t <sub>pLH</sub>	CLOCK-Q	Fig.1	—	43	ns
	High-Low	t <sub>pHL</sub>	CLOCK-Q	Fig.1	—	34	
	High-Low	t <sub>pHL</sub>	CLEAR-Q	Fig.3	—	35	
Minimum Clear Pulse Width	t <sub>w</sub>	CLEAR	Fig.3	—	16	28	ns
Maximum Clock Frequency	f <sub>MAXφ</sub>			10	20	—	MHz
Maximum Clock Rise/Fall Time	t <sub>rφ</sub> , t <sub>fφ</sub>			1.0	20	—	μs
Minimum Clear Removal Time	t <sub>rem</sub>	Fig.3	—	15	28	ns	
Minimum Set-up Time	t <sub>set-up</sub>	SI, PI	Fig.2	—	—	45	ns
Minimum Hold Time	t <sub>hold</sub>	Fig.2	—	—	—	—	ns
Input Capacitance	C <sub>IN</sub>			—	5	—	ns

# TC40H194P/F

## SWITCHING TIME TEST CIRCUIT AND WAVEFORM



# TC40H194P/F

