


Features

- Super low gate charge
- 100% E_{AS} guaranteed
- Excellent C_{dv}/d_t effect decline
- Advanced high cell density Trench technology
- Halogen free
- Qualified to AEC-Q101 standards for high reliability

HF

Mechanical Data

- Case: PDFN3×3-8L
- Molding Compound: UL Flammability Classification Rating 94V-0
- Terminals: Matte tin-plated leads; solderability-per MIL-STD-202, Method 208



Ordering Information

Part Number	Package	Shipping Quantity	Marking Code
TBL250P06-3DL8	PDFN3×3-8L	5000 pcs / Tape & Reel	250P06

Maximum Ratings (@ T_A = 25°C unless otherwise specified)

Parameter	Symbol	Value	Unit
Drain-to-Source Voltage	V _{DSS}	-60	V
Gate-to-Source Voltage	V _{GSS}	±20	V
Continuous Drain Current (T _A = 25°C) *1	I _D	-7.7	A
Continuous Drain Current (T _A = 70°C) *1		-6.2	A
Pulsed Drain Current *2	I _{DM}	-55	A
Avalanche Energy, Single Pulsed *3	E _{AS}	62.9	mJ

Thermal Characteristics

Parameter	Symbol	Value	Unit
Power Dissipation (T _A = 25°C) *4	P _D	1	W
Thermal Resistance Junction-to-Air *4	R _{θJA}	125	°C/W
Operating Junction Temperature Range	T _J	-55 ~ +150	°C
Storage Temperature Range	T _{STG}	-55 ~ +150	°C

Electrical Characteristics (@ $T_A = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
Static Characteristics						
V _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = -250μA	-60	-	-	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -48V, V _{GS} = 0V, T _C = 25°C	-	-	-1	μA
		V _{DS} = -48V, V _{GS} = 0V, T _C = 55°C	-	-	-5	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} = ±20V, V _{DS} = 0V	-	-	±100	nA
On Characteristics						
R _{DS(ON)}	Static Drain-Source On-resistance *5	V _{GS} = -10V, I _D = -18A	-	-	25	mΩ
		V _{GS} = -4.5V, I _D = -12A	-	-	33	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = -250μA	-1	-	-2.5	V
Dynamic Characteristics						
C _{ISS}	Input Capacitance	V _{GS} = 0V V _{DS} = -15V f = 1.0MHz	-	3635	-	pF
C _{OSS}	Output Capacitance		-	224	-	
C _{RSS}	Reverse Transfer Capacitance		-	141	-	
Switching Characteristics						
t _{d(ON)}	Turn-on Delay Time	V _{GS} = -10V V _{DD} = -15V	-	38	-	ns
t _r	Turn-on Rise Time		-	23.6	-	
t _{d(OFF)}	Turn-Off Delay Time	I _D = -1A	-	100	-	
t _f	Turn-Off Fall Time	R _G = 3.3Ω	-	6.8	-	
Q _G	Total Gate-Charge	V _{GS} = -4.5V	-	25	-	nC
Q _{GS}	Gate to Source Charge	V _{DD} = -12V	-	6.7	-	
Q _{GD}	Gate to Drain (Miller) Charge	I _D = -12A	-	5.5	-	
Source-Drain Diode Characteristics						
V _{SD}	Diode Forward Voltage	I _{SD} = -1A, V _{GS} = 0V	-	-	-1.2	V

Notes:

1. Device mounted on FR-4 substrate PC board, 2oz copper, with thermal bias to bottom layer 1-inch square copper plate
2. 10 μs pulse, duty cycle = 1%
3. The E_{AS} data shows Max. rating. The test condition is $V_{DD} = -30V, V_{GS} = -10V, L = 0.1mH$
4. Device mounted on FR-4 PC board, with minimum recommended pad layout, single sided
5. Pulse width $\leq 380\mu s$; duty cycle $\leq 2\%$

Ratings and Characteristics Curves (@ $T_A = 25^\circ\text{C}$ unless otherwise specified)




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $-V_{GS(th)}$ vs. T_J





Fig.6 Normalized $R_{DS(on)}$ vs. T_J


Package Outline Dimensions (Unit: mm)



PDFN3x3-8L		
Dimension	Min.	Max.
A	2.90	3.10
B	2.90	3.10
C	0.65	0.85
D	0.20	0.40
E	0.00	0.10
F	0.00	0.10
G	0.55	0.75
H	0.20	0.40
I	0.70	1.10
J	0.10	0.20
K	3.15	3.45
L	0.20	0.40
M	2.35	2.55
N	1.500	1.900

Mounting Pad Layout (Unit: mm)

PDFN3x3-8L



IMPORTANT NOTICE

Changzhou Galaxy Century Microelectronics (GME) reserves the right to make changes without further notice to any product information (copyrighted) herein to make corrections, modifications, improvements, or other changes. GME does not assume any liability arising out of the application or use of any product described herein; neither does it convey any license under its patent rights, nor the rights of others.