



## **4-BIT SHIFT REGISTER**

### **DESCRIPTION**

The T54LS95B/T74LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. The serial shift right and parallel load are activated by separate clock inputs which are selected by a mode control input. The data is transferred from the serial or parallel D inputs to the Q outputs synchronous with the HIGH to LOW transition of the appropriate clock input.

The LS95B is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all SGS TTL families.





**B1**Plastic Package

D1/D2 Ceramic Package





M1 Micro Package

Plastic Chip Carrier


**ORDERING NUMBERS:** 

T54LS95B D2 T74LS95B D1 T74LS95B B1 T74LS95B C1 T74LS95B M1


- SYNCHRONOUS, EXPANDABLE SHIFT RIGHT
- SYNCHRONOUS, SHIFT LEFT CAPABILITY
- SYNCHRONOUS, PARALLEL LOAD
- SEPARATE SHIFT AND LOAD CLOCK INPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

# PIN CONNECTION (top view)

### **DUAL IN LINE**



### **CHIP CARRIER**




NC = No Internal Connection

## **PIN NAMES**

s	Mode Control Input
D <sub>S</sub>	Serial Data Input
P <sub>0</sub> -P <sub>3</sub>	Parallel Data Inputs
CP₁	Serial Clock (Active LOW Going Edge) Input
CP₂	Parallel Clock (Active LOW Going Edge) Input
Q <sub>0</sub> -Q <sub>3</sub>	Parallel Outputs



## LOGIC DIAGRAM AND LOGIC SIMBOL



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit	
V <sub>CC</sub>	Supply Voltage	-0.5 to 7	V	
VI	Input Voltage, Applied to Input	-0.5 to 15	٧	
Vo	Output Voltage, Applied to Output	-0.5 to 10	V	
i <sub>l</sub>	Input Current, Into Inputs	- 30 to 5	mA	
ю	Output Current, Into Outputs	60	mA	

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **GUARANTEED OPERATING RANGES**

Dort Numbers		Supply Voltage	T	
Part Numbers	Min	Тур	Max	- 55°C to + 125°C
T54LS95BD2	4.5 V	5.0 V	5.5 V	-55°C to +125°C
T74LS95BXX	4.75 V	5.0 V	5.25 V	0°C to +70°C

XX = package type.

177

## T54L\$95B T74L\$95B

### TRUTH TABLE

		INPUTS	OUTPUTS					
S	<del>CP</del> ₁	CP <sub>2</sub>	Ds	Pn	Q <sub>0</sub>	Q <sub>1</sub>	. Q <sub>2</sub>	Q <sub>3</sub>
L L	77	X X	l h	X X	L H	q <sub>0</sub> q <sub>0</sub>	q <sub>1</sub> q <sub>1</sub>	q <sub>2</sub> q <sub>2</sub>
н	Х	ユ	Х	Pn	P <sub>0</sub>	p <sub>1</sub>	p <sub>2</sub>	рз
7 4 7 4 7 7	L	L L L H H	X X X X X	X X X X X	No Change No Change No Change Undetermined Undetermined No Change			
	L L	L L X X L L H H L L	S	L	S	S	S         CP₁         CP₂         Ds         Pn         Q₀         Q₁           L         ¬         X         I         X         L         q₀           L         ¬         X         h         X         H         q₀           H         X         ¬         X         H         q₀           H         X         ¬         Pn         P₀         P₁           H         X         X         N₀         C           I         L         L         X         X         N₀         C           I         H         L         X         X         Undeterminant         Undeterminant           I         L         H         X         X         X         N₀         C	S         CP₁         CP₂         D₅         Pn         Q₀         Q₁         Q₂           L         □ <td< td=""></td<>

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

 $p_n$  = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock Transition

### **FUNCTIONAL DESCRIPTION**

The LS95B is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial ( $D_S$ ) and four Parallel ( $P_0$ - $P_3$ ) Data inputs and four Parallel Data outputs ( $Q_0$ - $Q_3$ ). The serial or parallel mode of operation is controlled by a Mode Control input (S) and two Clock inputs ( $\overline{CP}_1$ ) and ( $\overline{CP}_2$ ). The serial (right-shift) or parallel data transfers occur synchronous with the HIGH to LOW transition of the selected clock input.

When the Mode Control input (S) is HIGH,  $\overline{CP}_2$  is enabled. A HIGH to LOW transition on enabled  $\overline{CP}_2$  transfers parallel data from the  $P_0$ - $P_3$  inputs to the  $Q_0$ - $Q_3$  outputs.

When the Mode Control input (S) is LOW,  $\overline{CP}_1$  is

enable. A HIGH to LOW transition on enabled  $\overline{CP}_1$  transfers the data from seral input (D<sub>S</sub>) to Q<sub>0</sub> and shifts the data in Q<sub>0</sub> to Q<sub>1</sub>, Q<sub>1</sub> to Q<sub>2</sub>, and Q<sub>2</sub> to Q<sub>3</sub> respectively (righ-shift). A left-shift is accomplished by externally connecting Q<sub>3</sub> to P<sub>2</sub>, Q<sub>2</sub> to P<sub>1</sub>, and Q<sub>1</sub> to P<sub>0</sub>, and operating the LS95B in the parallel mode (S = HIGH).

For normal operation, S should only change states when both Clock inputs are LOW. However, changing S from LOW to HIGH while  $\overline{CP}_2$  is HIGH, or changing S from HIGH to LOW while  $\overline{CP}_1$  is HIGH and  $\overline{CP}_2$  is LOW will not cause any changes on the register outputs.



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Dol Parameter  Input HIGH Voltage		Limits			Test Conditions			
Symbol			Min.	Тур.	Max.	(Note 1)		Units	
V <sub>IH</sub>			2.0			Guaranteed i Voltage for a	V		
V <sub>IL</sub>	Input LOW Voltage	54			0.7	Guaranteed input LOW Threshold Voltage for all Inputs		V	
		74			8.0				
V <sub>CD</sub>	Input Clamp Diode Vo	Itage		-0.65	- 1.5	$V_{CC} = MIN, I_{IN}$	<sub>j</sub> = - 18mA	V	
$v_{OH}$	Output HIGH Voltage	54	2.5	3.4		$V_{CC} = MIN, I_{OH} = -400 \mu A, V_{IN} = V_{IH}$		or ,	
		74	2.7	3.4		V <sub>IL</sub> per Truth	Table	\ \ \ \	
$V_{OL}$	Output LOW Voltage	54,74		0.25	0.4	4 $I_{OL} = 4.0 \text{mA}$ $V_{CC} = \text{MIN}, V_{IN} = V_{CC}$	V <sub>CC</sub> = MIN, V <sub>IN</sub> = V <sub>IH</sub> or	V	
		74		0.35	0.5	I <sub>OL</sub> = 8.0mA	V <sub>IL</sub> per Truth Table		
l <sub>IH</sub>	Input HIGH Current D <sub>S</sub> ,P <sub>0</sub> ,P <sub>1</sub> ,P <sub>2</sub> ,P <sub>3</sub> ,CP <sub>1</sub> S	,CP <sub>2</sub>			20 40	$V_{CC} = MAX, V_{IN} = 2.7V$ $V_{CC} = MAX, V_{IN} = 7.0V$		μΑ	
	$D_S, P_0, P_1, P_2, P_3, \overline{CP}_1$ S	,CP <sub>2</sub>			0.1 0.2			mA	
I <sub>IL</sub>	Input LOW Current D <sub>S</sub> ,P <sub>0</sub> ,P <sub>1</sub> ,P <sub>2</sub> ,P <sub>3</sub> ,CP <sub>1</sub> S	,CP <sub>2</sub>			- 0.4 - 0.8	$V_{CC} = MAX, V_{IN} = 0.4V$		mA	
los	Output Short Circuit C (Note 2)	urrent	- 20		<b>- 100</b>	V <sub>CC</sub> = MAX, \	/ <sub>OUT</sub> = 0V	mA	
lcc	Power Supply Current			13	21	V <sub>CC</sub> = MAX		mA	

## AC CHARACTERISTICS: TA = 25°C

Symbol	Parameter		Limits			Test Conditions		
	Parameter	Min.	Тур.	Max.	les	Units		
f <sub>MAX</sub>	Shift Frequency	y 25 36	36		Fig. 1	V 5.0V	MHz	
t <sub>PLH</sub>	Propagation Delay, Clock to Output		18 21	27 32	Fig. 2	$V_{CC} = 5.0V$ $C_L = 15pF$	ns	

## Notes:

1) For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.

2) Not more than one output should be shorted at a time.

3) Typical values are at  $V_{CC} = 5.0V$ ,  $T_A = 25$ °C

179

## AC SET-UP REQUIREMENTS: TA = 25°C

Symbol	Danamatar	Limits			T1 04W		11-14-	
	Parameter	Min.	Тур.	Max.	l es	t Conditions	Units	
t <sub>W</sub> (CP)	Clock Pulse Width	k Pulse Width 25			Fig. 1		ns	
t <sub>s</sub> (Data)	Set-up Time, Data to Clock	20			Fig. 1	<u>.                                    </u>		
t <sub>h</sub> (Data)	Hold Time, Data to Clock	20				Voc = 5.0V	ns	
t <sub>sL</sub>	Set-up Time LOW Mode Control to Clock	20			Fig. 1		ns	
t <sub>hL</sub>	Hold Time, LOW Mode Control to Clock	0				$V_{CC} = 5.0V$ $C_L = 15pF$	ns	
t <sub>sH</sub>	Set-up Time, HIGH Mode Control to Clock	20			Fig. 1		ns	
t <sub>hH</sub>	Hold Time, HIGH Mode Control to Clock	0					ns	

SET-UP TIME  $(t_s)$  - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the output.

HOLD TIME  $(t_h)$  - is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be mantained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be relased prior to the clock transition from HIGH to LOW and still be recognized.

## **AC WAVEFORMS**

