



UNIVERSAL 4-BIT SHIFT REGISTER


DESCRIPTION


The T54LS195A/T74LS195A is high speed 4-Bit Shift Register offering typical shift frequencies of 50 MHz. It is useful for a wide variety of register and counting application. It utilized the Schottky diode clamped process to achieve high speeds and is fully compatible with all SGS TTL product.

- TYPICAL SHIFT REGISTER FREQUENCY OF 40 MHz
- ASYNCHRONOUS MASTER RESET
- J,K INPUTS TO FIRST STAGE
- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


PIN NAMES

PE	Parallel Enable (Active LOW) input
P ₀ -P ₃	Parallel Data Inputs
J	First Stage J (Active HIGH) Input
₹	First Stage K (Active LOW) Input
СР	Clock (Active HIGH Going Edge) Input
MR	Master Reset (Active LOW) Input
Q ₀ -Q ₃	Parallel Outputs
\overline{Q}_3	Complementary Last Stage Output






DUAL IN LINE




CHIP CARRIER



NC = No Internal Connection



LOGIC SYMBOL AND LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	- 0.5 to 7	V
VI	Input Voltage, Applied to Input	-0.5 to 15	V
v _o	Output Voltage, Applied to Output	-0.5 to 10	V
l _l	Input Current, Into Inputs	- 30 to 5	mA
lo	Output Current, Into Outputs	30	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGES

David Marris and		Supply Voltage							
Part Numbers	Min	Тур	Max	Temperature					
T54LS195AD2	4.5 V	5.0 V	5.5 V	-55°C to +125°C					
T74LS195AXX	4.75 V	5.0 V	5.25 V	0°C to +70°C					

XX = package type.

354



TRUTH TABLE

OPERATINGS		INPUTS					OUTPUTS				
	MR	PE	J	K	Pn	Q ₀	Q ₁	Q ₂	Q ₃	Q ₃	
Asynchronous Reset	L	Х	Х	Х	Х	L	L	L	Ļ	Н	
Shift, Set First Stage	Н	h	h	h	х	Н	qo	91			
Shift, Reset First Stage	Н	h	1	l i	x	l ï	90	91 91	92 92	<u>q</u> 2	
Shift, Toggle First Stage	Н	h	h	1	X	q 0	90	91 91	92 92	<u>q</u> 2	
Shift, Retain First Stage	Н	h		h	X	90	90	91 91	92 92	<u>q</u> 2 q ₂	
Parallel Load	Н		х	Х	Pn	Po	P ₁	P ₂	P3	P ₃	

L = LOW Voltage Level

H = HIGH Voltage Level

X = Don't Care

I=LOW voltage level one set-up time prior to the LOW to HIGH clock transition

h = HIGH voltage level one set-up time prior to the LOW to HIGH clock transition

Pn (qn) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW to HIGH clock transition.

FUNCTIONAL DESCRIPTION

The Logic Diagram and Truth Table indicate the functional caracteristics of the LS195A Shift register. The device is useful in a wide variety of shifting, counting and storage applications. It performs seral, parallel, serial to parallel, or parallel to serial data transfers at very high speeds.

The LS195A has not two primary modes of peration, shift righ $(Q_0 \rightarrow Q_1)$ and parallel load which are controlled by the state of the Parallel Enable (PE) input. When the PE input is HIGH, serial data enters the first flip-flop Q_0 via the J and \overline{K} inputs and is shifted one bit in the direction $Q_0 \rightarrow Q_1 \rightarrow Q_2 \rightarrow Q_3$ following each LOW to HIGH clock transition. The JK inputs provide the flexibility of the JK type input for special applications, and the simple D type in-

put for general applications by tying the two pins together. When the PE input is LOW, the LS195A appears as four common clocked D flip-flop. The data on the parallel inputs Po, P1, P2, P3 is transferred to the respective Q_0 , Q_1 , Q_2 , Q_3 outputs to the P_{n-1} inputs and holding the \overrightarrow{PE} input LOW. All serial and parallel data transfers are synchronous, occurring after each LOW to HIGH clock transition. Since the LS195A utilizes edge-triggering, there is no restriction on the activity of the J, K, Pn and PE inputs for logic operation - except for the set-up and release time requirements.

A LOW on the asynchronous Master Reset (MR) input sets all Q outputs LOW, independent of any

other input condition.



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter		l	Limits		Test Conditions (Note 1)		Units
- Symbol			Min.	Тур.	Max.			
V _{IH}	Input HIGH Voltage		2.0			Guaranteed i	V	
V _{IL}	Input LOW Voltage				0.7	Guaranteed i	nput LOW Voltage	
		74			0.8	for all Inputs	V	
V _{CD}	Input Clamp Diode Vo	Itage		- 0.65	- 1.5	V _{CC} = MIN,I _{IN} = - 18mA		V
V _{OH} Output HIGH Voltage	54	2.5	3.4		V _{CC} = MIN,I _O	$IN, I_{OH} = -400\mu A, V_{IN} = V_{IH}$ or	<u> </u>	
		74	2.7	3.4		V _{IL} per Truth		V
V _{OL}	Output LOW Voltage	54,74		0.25	0.4	$I_{OL} = 12 \text{mA}$ $V_{CC} = \text{MIN}, V_{IN} = V_{IH}$		
		74		0.35	0.5	I _{OL} = 24mA	V _{IL} per Truth Table	٧
(IH	Input HIGH Current				20 0.1	V _{CC} = MAX, V _{IN} = 2.7V V _{CC} = MAX, V _{IN} = 7.0V		μA mA
I _I L	Input LOW Current				-0.4	$V_{CC} = MAX, V_{IN} = 0.4V$		mA
los	Output Short Circuit C (Note 2)	urrent	- 20		- 100	V _{CC} = MAX, V _{OUT} = 0V		mA
cc	Power Supply Current			14	21	V _{CC} = MAX		mA

AC CHARACTERISTICS: T_A = 25°C

Symbol f _{MAX}	Parameter	Limits					
	Parameter	Min.	Тур.	Max.	1 08	t Conditions	Units
	Shift Frequency	Shift Frequency 30	40		Fig. 1		ns
t _{PLH}	Propagation Delay, Clock to Output		14 17	22 26	Fig. 1	V _{CC} = 5.0V C _L = 15pF	ns
t _{PHL}	Propagation Delay, MR to Output		19	30	Fig. 3	- OL= 13pr	ns

Notes:

- 1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.
- 2) Not more than one output should be shorted at a time.
- 3) Typical values are at $V_{CC} = 5.0V$, $T_A = 25$ °C



AC SET-UP REQUIREMENTS: TA = 25°C

Symbol	Donometer	Parameter			Test Conditions		
	Parameter	Min.	Тур.	Max.	les	Units	
t _W (CP)	Clock Pulse Width	16	7		Fig. 1		ns
t _s (Data)	Set-up Time Data to Clock	15	11		Fig. 2		ns
t _h (Data)	Hold Time Data to Clock	0					ns
t _s (S)	Set-up Time PE Control to Clock	25	18		Fig. 4	V _{CC} = 5.0V	ns
t _h (S)	Hold Time PE Control to Clock	0				C _L = 15pF	ns
t _W (MR)	Master Reset Pulse Width	12	8		Fig. 3		ns
t _{rec} (MR)	Recovery Time Master Reset to Clock	25	6		-		ns
t _{release}	PE			10			ns


DEFINITION OF TERMS:

SET-UP TIME (t_s) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (t_h) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.

RECOVERY TIME (t_{rec}) - is defined as the minimim time required between the end of the reset pulse and the clock transition from LOW to HIGH in order to recognized and transfer HIGH Data to the Q outputs.


AC WAVEFORMS






AC WAVEFORMS (continued)

Fig. 3 Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time



Other Conditions: $\overline{PE} = L$ $P_0 = P_1 = P_2 = P_3 = H$

Fig. 4 Set-up (t_s) and Hold (t_h) Time for $\overline{\text{PE}}$ Input



Conditions: \overline{MR} = H
• Q₀ state will be determined by J and \overline{K} input