

- SIMULTANEOUS READ/WRITE OPERATION
- EXPANDABLE TO 512 WORDS OF n-BIT
- TYPICAL ACCESS TIME OF 20 ns
- LOW LEAKAGE OPEN COLLECTOR OUT-  
PUTS FOR EXPANSION
- TYPICAL POWER DISSIPATION OF 125 mW
- INPUT CLAMP DIODE LIMIT HIGH SPEED  
TERMINATION EFFECTS
- FULLY COMPATIBLE

### DESCRIPTION

The T74LS170 is a high speed, low power 4 x 4 Register File organized as four word by four bits. Separate read and write inputs, both address and enable, allow simultaneous read and write operation.



Open Collector outputs make it possible, to connect up to 128 outputs in a wired-AND configuration to increase the word capacity up to 512 words. Any number of these devices can be operated in parallel to generate an n-bit length.

The T74LS670 provides a similar function to this device but it features 3-state outputs.

### PIN NAMES

D <sub>1</sub> -D <sub>4</sub>	Data Inputs
W <sub>A</sub> -W <sub>B</sub>	Write Address Inputs
Ē <sub>W</sub>	Write Enable (Active LOW) Input
R <sub>A</sub> -R <sub>B</sub>	Read Address Inputs
Ē <sub>R</sub>	Read Enable (Active LOW) Input
Q <sub>1</sub> -Q <sub>4</sub>	Outputs


### LOGIC DIAGRAM



### ORDER CODES :


T74LS170 D1      T74LS170 C1  
 T74LS170 B1      T74LS170 M1

### PIN CONNECTION (top view) DUAL IN LINE



PC-8162

### CHIP CARRIER



NC = No Internal Connection

**WRITE TRUTH TABLE**

WRITE INPUTS			WORD			
W <sub>B</sub>	W <sub>A</sub>	Ē <sub>W</sub>	0	1	2	3
L	L	L	Q = D	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>
L	H	L	Q <sub>0</sub>	Q = D	Q <sub>0</sub>	Q <sub>0</sub>
H	L	L	Q <sub>0</sub>	Q <sub>0</sub>	Q = D	Q <sub>0</sub>
H	H	L	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q = D
X	X	H	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>	Q <sub>0</sub>

NOTES: H= HIGH Level, L = LOW Level, X = Don't Care

(Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.

Q<sub>0</sub> = The level of Q before the indicated input conditions were established.W<sub>0B1</sub> = The first bit of word 0 etc.**READ TRUTH TABLE**

READ INPUTS			OUTPUTS			
R <sub>B</sub>	R <sub>A</sub>	Ē <sub>R</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>	Q <sub>4</sub>
L	L	L	W <sub>0B1</sub>	W <sub>0B2</sub>	W <sub>0B3</sub>	W <sub>0B4</sub>
L	H	L	W <sub>1B1</sub>	W <sub>1B2</sub>	W <sub>1B3</sub>	W <sub>1B4</sub>
H	L	L	W <sub>2B1</sub>	W <sub>2B2</sub>	W <sub>2B3</sub>	W <sub>2B4</sub>
H	H	L	W <sub>3B1</sub>	W <sub>3B2</sub>	W <sub>3B3</sub>	W <sub>3B4</sub>
X	X	H	H	H	H	H

**ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	Value	Unit
V <sub>cc</sub>	Supply Voltage	- 0.5 to 7	V
V <sub>I</sub>	Input Voltage, Applied to Input	- 0.5 to 15	V
V <sub>O</sub>	Output Voltage, Applied to Output	0 to 10	V
I <sub>I</sub>	Input Current, into Inputs	- 30 to 5	mA
I <sub>O</sub>	Output Current, into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**GUARANTEED OPERATING RANGE**

Part Numbers	Supply Voltage			Temperature
	Min.	Typ.	Max.	
T74LS170XX	4.75 V	5.0 V	5.25 V	0 °C to + 70 °C

XX = package type.



$V_{CC}$  = Pin 16  
 GND = Pin 8  
 () = Pin numbers

LC10220

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Condition (note 1)	Unit
		Min.	Typ. (*)	Max.		
$V_{IH}$	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage for All Inputs	V
$V_{IL}$	Input LOW Voltage			0.8	Guaranteed Input LOW Voltage for All Inputs	V
$V_{CD}$	Input Clamp Diode Voltage		-0.65	-1.5	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$	V
$I_{OH}$	Output HIGH Current			20	$V_{CC} = MIN, V_{OH} = -5.5 \text{ V}$ $V_{IN} = V_{IH}$ or $V_{IL}$ per Truth Table	$\mu\text{A}$
$V_{OL}$	Output LOW Voltage		0.25	0.4	$I_{OL} = 4.0 \text{ mA}$	V
			0.35	0.5	$I_{OL} = 8.0 \text{ mA}$	V
$I_{IH}$	Input HIGH Current Any $D_s$ , $R$ or $W$ $E_R$ or $E_w$			20 40	$V_{CC} = MAX, V_{IN} = 2.7 \text{ V}$	$\mu\text{A}$
	Any $D_s$ , $R$ or $W$ $E_R$ or $E_w$			0.1 0.2	$V_{CC} = MAX, V_{IN} = 7.0 \text{ V}$	mA
$I_{IL}$	Input LOW Current Any $D_s$ , $R$ or $W$ $E_R$ or $E_w$			-0.4 -0.8	$V_{CC} = MAX, V_{IN} = 0.4 \text{ V}$	mA
$I_{CC}$	Power Supply Current (Note 2)		25	40	$V_{CC} = MAX$	mA

Notes : 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.  
 2.  $I_{CC}$  is measured under the following worst case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.

(\*) Typical values are at  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

## AC CHARACTERISTICS: $T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
$t_{PLH}$ $t_{PHL}$	Propagation Delay, Negative Going $E_R$ to Q Outputs		20 20	30 30	Figures 1	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay, RA or $R_B$ to Q Outputs		25 24	40 40	Figures 2	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay, Negative Going $E_w$ to Q Outputs		30 26	40 40	Figures 1	ns
$t_{PLH}$ $t_{PHL}$	Propagation Delay, Data Inputs to Q Outputs		30 22	45 35	Figures 1	ns


# AC SET-UP REQUIREMENTS: $T_A = 25^\circ C$


Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
$t_w$	Clock Pulse Width (LOW) for $\bar{E}_W$	25				ns
$t_{sD}$ (Note 3)	Set-up Time, Data Inputs with Respect to Positive-Going $\bar{E}_W$	10				ns
$t_{hD}$ (Note 4)	Hold Time, Data Inputs with Respect to Positive-Going $\bar{E}_W$	15			V <sub>CC</sub> = 5.0 V	ns
$t_{sW}$ (Note 5)	Set-up Time, Write Select Input W <sub>A</sub> and W <sub>B</sub> with Respect to Positive-Going $\bar{E}_W$	15			Fig. 3	ns
$t_{hW}$ (Note 4)	Hold Time, Write Select Input W <sub>A</sub> and W <sub>B</sub> with Respect to Positive-Going $\bar{E}_W$	15				ns
$t_{LATCH}$	Latch Time	25				ns

- Notes:
- 3) The Data to Enable Set-up Time is defined as the time required for the logic level to be present at the Data input prior to the enable transition from LOW to HIGH in order from the latch to recognize and store the new data.
  - 4) The Hold Time ( $t_h$ ) is defined as the minimum time following the enable transition from LOW to HIGH that the logic level must be maintained at the input in order to ensure continued recognition.
  - 5) The address to Enable Set-up Time is the time before the HIGH to LOW Enable transition the Address must be stable so that the correct latch is addressed and the other latches are not affected.

## AC WAVEFORM


Fig 1.





SC-0066

Fig 3.



SC-0067

The shaded areas indicate when the inputs are permitted to change for predictable output performance.