Vishay Siliconix

RoHS


COMPLIANT



Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	60				
R _{DS(on)} (Ω)	V _{GS} = 10 V	0.018			
Q _g (Max.) (nC)	110				
Q _{gs} (nC)	29				
Q _{gd} (nC)	38				
Configuration	Single				





N-Channel MOSFET

FEATURES

- Dynamic dV/dt Rating
- Isolated Central Mounting Hole
- 175 °C Operating Temperature
- Ease of Paralleling
- · Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-247 package is preferred for commercial-industrial applications where higher power levels preclude the use of TO-220 devices. The TO-247 is similar but superior to the earlier TO-218 package because its isolated mounting hole. It also provides greater creepage distances between pins to meet the requirements of most safety specifications.

ORDERING INFORMATION	
Package	TO-247
Lead (Pb)-free	IRFP048PbF
	SiHFP048-E3
SnPb	IRFP048
	SiHFP048

ABSOLUTE MAXIMUM RATINGS $T_C = 25 ^{\circ}C$, unless otherwise noted						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V _{DS}	60	v	
Gate-Source Voltage			V _{GS}	± 20		
Continuous Drain Current ^e	V _{GS} at 10 V	$T_C = 25 \degree C$ $T_C = 100 \degree C$	- I _D	70		
Continuous Drain Current	V _{GS} at 10 V	$T_C = 100 ^{\circ}C$		52	А	
Pulsed Drain Current ^a			I _{DM}	290		
Linear Derating Factor				1.3	W/°C	
Single Pulse Avalanche Energy ^b			E _{AS}	200	mJ	
Maximum Power Dissipation	T _C = 25 °C		PD	190	W	
Peak Diode Recovery dV/dt ^c			dV/dt 4.5		V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 175	- °C		
Soldering Recommendations (Peak Temperature) ^d	for	10 s	300			
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. V_{DD} = 25 V, starting T_J = 25 °C, L = 43 μ H, R_G = 25 Ω , I_{AS} = 73 A (see fig. 12).

c. $I_{SD} \leq 72$ A, $dI/dt \leq 200$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 175 \ ^{\circ}C.$

d. 1.6 mm from case.

e. Current limited by the package (die current = 73 A).

* Pb containing terminations are not RoHS compliant, exemptions may apply

Vishay Siliconix



THERMAL RESISTANCE RA	TINGS							
PARAMETER	SYMBOL	TYP.		MAX.		UNIT		
Maximum Junction-to-Ambient	R _{thJA}	- 40 0.24 -						
Case-to-Sink, Flat, Greased Surface	R _{thCS}					°C/W		
Maximum Junction-to-Case (Drain)	R _{thJC}	- 0.80						
	1					1		
SPECIFICATIONS $T_J = 25 \ ^{\circ}C$,	unless otherv	vise noted						
PARAMETER	SYMBOL	1	CONDIT	ONS	MIN.	TYP.	MAX.	UNIT
Static		I			I			
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0	V, I _D = 2	250 μΑ	60	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	o 25 °C,	I _D = 1 mA	-	0.060	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$			2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	V _{GS} = ± 20 V			-	-	± 100	nA
Zana Oata Maltana Davia Oranati		V _{DS} = 60 V, V _{GS} = 0 V	= 0 V	-	-	25		
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} = 48 V, V _{GS} = 0 V, T _J = 150 °C		-	-	250	μA	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I	_D = 44 A ^b	-	-	0.018	Ω
Forward Transconductance	9 _{fs}	V _{DS} = 2	5 V, I _D =	44 A ^b	20	-	-	S
Dynamic								
Input Capacitance	C _{iss}	V	N 0.V		-	2400	-	
Output Capacitance	C _{oss}	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$		-	1300	-	pF	
Reverse Transfer Capacitance	C _{rss}	f = 1.0	MHz, see	e fig. 5	-	190	-	
Total Gate Charge	Qg			72 A, V _{DS} = 48 V e fig. 6 and 13 ^b	-	-	110	nC
Gate-Source Charge	Q _{gs}	V _{GS} = 10 V			-	-	29	
Gate-Drain Charge	Q _{gd}		000	ig. o and to	-	-	38	
Turn-On Delay Time	t _{d(on)}				-	8.1	-	
Rise Time	tr	V_{DD} = 30 V, I _D = 72 A, R _G = 9.1 Ω, R _D = 0.34 Ω, see fig. 10 ^b		-	250	-	ns	
Turn-Off Delay Time	t _{d(off)}			-	210	-		
Fall Time	t _f				-	250	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	5.0	-	nH	
Internal Source Inductance	L _S			-	13	-		
Drain-Source Body Diode Characteristic	s							
Continuous Source-Drain Diode Current	۱ _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	70 ^c	A	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	290		
Body Diode Voltage	V_{SD}	$T_J = 25 \ ^{\circ}C, \ I_S = 73 \ A, \ V_{GS} = 0 \ V^b$			-	-	2.0	V
Body Diode Reverse Recovery Time	t _{rr}	$T_J = 25 \ ^{\circ}C, \ I_F = 72 \ A, \ dI/dt = 100 \ A/\mu s^b$		-	120	180	ns	
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.50	0.80	μC	
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D))	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 µs; duty cycle \leq 2 %. c. Current limited by the package (die current = 73 A).



Vishay Siliconix

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, $T_C = 25$ °C




Fig. 2 - Typical Output Characteristics, $T_C = 175 \ ^{\circ}C$




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix

Vishay Siliconix




Fig. 12a - Unclamped Inductive Test Circuit





Fig. 12b - Unclamped Inductive Waveforms






Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

* V_{GS} = 5 V for logic level and 3 V drive devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91198.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.