


Vishay Siliconix




Power MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	400				
R _{DS(on)} (Ω)	$V_{GS} = 10 V$	3.6			
Q _g (Max.) (nC)	17				
Q _{gs} (nC)	3.4				
Q _{gd} (nC)	8.5				
Configuration	Single				

w.DataSheet4U.com





FEATURES

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- For Automatic Insertion
- End Stackable
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertiable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain serveres as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION	
Package	HEXDIP
Lead (Pb)-free	IRFD310PbF
	SiHFD310-E3
SnPb	IRFD310
	SiHFD310

ABSOLUTE MAXIMUM RATINGS $T_C = 25 \degree C$, unless otherwise noted							
PARAMETER			SYMBOL	LIMIT	UNIT		
Drain-Source Voltage			V _{DS}	400	- V		
Gate-Source Voltage			V _{GS}	± 20			
Continuous Drain Current	V _{GS} at 10 V	$T_C = 25 °C$ $T_C = 100 °C$	I _D	0.35			
	V _{GS} at 10 V	$T_C = 100 \ ^\circ C$		0.22	А		
Pulsed Drain Currenta			I _{DM}	2.8	1		
Linear Derating Factor				0.0083	W/°C		
Single Pulse Avalanche Energy ^b			E _{AS} 46		mJ		
Avalanche Current ^a			I _{AR}	0.35	А		
Repetitive Avalanche Energy ^a			E _{AR}	0.10	mJ		
Maximum Power Dissipation	T _C = 25 °C		PD	1.0	W		
Peak Diode Recovery dV/dtc			dV/dt	4.0	V/ns		
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150				
Soldering Recommendations (Peak Temperature)	for	10 s	-	300 ^d	- °C		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. $V_{DD} = 50$ V, starting $T_J = 25$ °C, L = 41 mH, $R_G = 25 \Omega$, $I_{AS} = 1.4$ A (see fig. 12).

c. $I_{SD} \leq 2.0$ A, $dI/dt \leq 40$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 150 \ ^{\circ}C.$

d. 1.6 mm from case.

* Pb containing terminations are not RoHS compliant, exemptions may apply



Vishay Siliconix



PARAMETER	SYMBOL	TYP. MAX.			UNIT °C/W			
Maximum Junction-to-Ambient	R _{thJA}	- 62						
SPECIFICATIONS $T_J = 25 \ ^{\circ}C, T_J = 25 \ $	unless otherv	wise noted						
PARAMETER	SYMBOL			NS	MIN.	TYP.	MAX.	UNIT
Static		4				<u> </u>	<u> </u>	
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} :	= 0 V, I _D = 25	0 μA	400	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	ce to 25 °C, I _C	₀ = 1 mA	-	0.47	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$			2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	$V_{GS} = \pm 20 \text{ V}$			-	-	± 100	nA
Zura Onte Mallana Davia Ormani		V _{DS} =	$V_{DS} = 400 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$ $V_{DS} = 320 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 125 ^{\circ}\text{C}$		-	-	25	μA
Zero Gate Voltage Drain Current	IDSS	V _{DS} = 320 V			-	-	250	
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D =	0.38 A ^b	-	-	1.1	Ω
Forward Transconductance	g fs	V _{DS}	= 50 V, I _D = 1	.2 A	1.0	-	-	S
Dynamic								
Input Capacitance	C _{iss}	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$ f = 1.0 MHz, see fig. 5			-	170	-	
Output Capacitance	C _{oss}			-	34	-	pF	
Reverse Transfer Capacitance	C _{rss}			-	6.3	-		
Total Gate Charge	Qg				-	-	17	
Gate-Source Charge	Q _{gs}			2.0 A, $V_{DS} = 320 V$, see fig. 6 and 13^{b}	-	-	3.4	nC
Gate-Drain Charge	Q _{gd}		see lig. o and 10	-	-	8.5		
Turn-On Delay Time	t _{d(on)}				-	8.0	-	
Rise Time	tr	$V_{DD} = 200 \text{ V}, \text{ I}_D = 2.0 \text{ A},$ $R_G = 24 \ \Omega, \text{ R}_D = 95 \ \Omega, \text{ see fig. } 10^{\text{b}}$			-	9.9	-	ns
Turn-Off Delay Time	t _{d(off)}				-	21	-	
Fall Time	t _f				-	11	-	
Internal Drain Inductance	L _D	Between lead, 6 mm (0.25") from		-	4.0	-	nH	
Internal Source Inductance	L _S	die contact			-	6.0		-
Drain-Source Body Diode Characteristic	S							
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	0.35	A	
Pulsed Diode Forward Currenta	I _{SM}			-	-	2.8		
Body Diode Voltage	V _{SD}	$T_J = 25 \text{ °C}, I_S = 0.35 \text{ A}, V_{GS} = 0 \text{ V}^{b}$		-	-	1.6	V	
Body Diode Reverse Recovery Time	t _{rr}			-	240	540	ns	
Body Diode Reverse Recovery Charge	Q _{rr}	$T_J = 25 \text{ °C}, I_F = 2.0 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}^b$			-	0.85	1.6	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and I					_D)	


Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 %.



Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






Fig. 2 - Typical Output Characteristics, T_C = 150 $^\circ C$




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

Vishay Siliconix



Peak Diode Recovery dV/dt Test Circuit

* $V_{GS} = 5$ V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91133.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.