

RoHS

COMPLIANT




## **Power MOSFET**

PRODUCT SUMMARY				
V <sub>DS</sub> (V)	800			
R <sub>DS(on)</sub> (Ω)	$V_{GS} = 10 V$	6.5		
Q <sub>g</sub> (Max.) (nC)	38			
Q <sub>gs</sub> (nC)	5.0			
Q <sub>gd</sub> (nC)	21			
Configuration	Single			







N-Channel MOSFET

### **FEATURES**

- · Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- · Fast Switching
- · Ease of Paralleling
- Simple Drive Requirements
- Lead (Pb)-free Available

#### DESCRIPTION

Third generation Power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 W. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

ORDERING INFORMATION	
Package	TO-220
Lead (Pb)-free	IRFBE20PbF
Lead (FD)-nee	SiHFBE20-E3
SnPb	IRFBE20
	SiHFBE20

ABSOLUTE MAXIMUM RATINGS T	<sub>C</sub> = 25 °C, u	nless otherw	ise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V <sub>DS</sub>	800	- V	
Gate-Source Voltage			V <sub>GS</sub>	± 20		
Continuous Drain Current	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 25 °C		1.8	А	
	VGS at 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	1.2		
Pulsed Drain Currenta			I <sub>DM</sub>	7.2		
Linear Derating Factor				0.43	W/°C	
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	180	mJ	
Repetitive Avalanche Current <sup>a</sup>			I <sub>AR</sub>	1.8	А	
Repetitive Avalanche Energy <sup>a</sup>			E <sub>AR</sub>	5.4	mJ	
Maximum Power Dissipation	T <sub>C</sub> = 25 °C		PD	54	W	
Peak Diode Recovery dV/dtc	•		dV/dt	2.0	V/ns	
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature)	for 10 s		-	300 <sup>d</sup>		
Mounting Torque	6-32 or M3 screw			10	lbf ⋅ in	
				1.1	N · m	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b.  $V_{DD} = 50 \text{ V}$ , starting  $T_J = 25 \text{ °C}$ , L = 104 mH,  $R_G = 25 \Omega$ ,  $I_{AS} = 1.8 \text{ A}$  (see fig. 12). c.  $I_{SD} \le 1.8 \text{ A}$ , dl/dt  $\le 80 \text{ A}/\mu$ s,  $V_{DD} \le 600$ ,  $T_J \le 150 \text{ °C}$ .

d. 1.6 mm from case.

\* Pb containing terminations are not RoHS compliant, exemptions may apply



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	62		
Case-to-Sink, Flat, Greased Surface	R <sub>thCS</sub>	0.50	-	°C/W	
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	2.3		


PARAMETER	SYMBOL	TEST	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static					-	-	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0	$V_{GS} = 0 V, I_D = 250 \mu A$		-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	to 25 °C, I <sub>D</sub> = 1 mA	-	0.98	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V	<sub>GS</sub> , I <sub>D</sub> = 250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>G</sub>	<sub>S</sub> = ± 20 V	-	-	± 100	nA
Zana Oata Maltana Duain Ourmant	1	V <sub>DS</sub> = 800 V, V <sub>GS</sub> = 0 V		-	-	100	μΑ
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 640 V, V	V <sub>DS</sub> = 640 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C		-	500	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 1.1 A <sup>b</sup>	-	-	6.5	Ω
Forward Transconductance	<b>g</b> fs	V <sub>DS</sub> = 100 V, I <sub>D</sub> = 1.1 A <sup>b</sup>		0.80	-	-	S
Dynamic					•	•	
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 25 V, f = 1.0 MHz, see fig. 5		-	530	-	pF
Output Capacitance	C <sub>oss</sub>			-	150	-	
Reverse Transfer Capacitance	C <sub>rss</sub>			-	90	-	
Total Gate Charge	Qg		$V_{GS} = 10 \text{ V}$ $I_D = 1.8 \text{ A}, V_{DS} = 400 \text{ V},$ see fig. 6 and 13 <sup>b</sup>	-	-	38	nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V		-	-	5.0	
Gate-Drain Charge	Q <sub>gd</sub>			-	-	21	
Turn-On Delay Time	t <sub>d(on)</sub>				8.2	-	ns
Rise Time	t <sub>r</sub>	$V_{DD} = 400 \text{ V}, \text{ I}_D = 1.8 \text{ A},$ $R_G = 18 \Omega, R_D = 230 \Omega, \text{ see fig. } 10^{\text{b}}$		-	17	-	
Turn-Off Delay Time	t <sub>d(off)</sub>			-	58	-	
Fall Time	t <sub>f</sub>			-	27	-	
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	الم
Internal Source Inductance	L <sub>S</sub>			-	7.5	-	nH
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	1.8	Α
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	7.2	
Body Diode Voltage	$V_{SD}$	$T_{J} = 25 \text{ °C}, I_{S} = 1.8 \text{ A}, V_{GS} = 0 \text{ V}^{b}$		-	-	1.4	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	- T <sub>J</sub> = 25 °C, I <sub>F</sub> = 1.8 A, dl/dt = 100 A/µs <sup>b</sup>		-	380	570	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.94	1.4	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and L <sub>D</sub> )					L <sub>D</sub> )


#### Notes


a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Pulse width  $\leq$  300  $\mu$ s; duty cycle  $\leq$  2 %.



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted












Fig. 4 - Normalized On-Resistance vs. Temperature

# IRFBE20, SiHFBE20

Vishay Siliconix












Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage










Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms


## IRFBE20, SiHFBE20


Vishay Siliconix


# IRFBE20, SiHFBE20

## Vishay Siliconix















Fig. 13b - Gate Charge Test Circuit



### Peak Diode Recovery dV/dt Test Circuit

\*  $V_{GS}$  = 5 V for logic level and 3 V drive devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91117.



Vishay

## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.