



Power MOSFET

PRODUCT SUMMARY

V_{DS} (V)	- 50	
$R_{DS(on)}$ (Ω)	$V_{GS} = -10$ V	0.33
Q_g (Max.) (nC)	26	
Q_{gs} (nC)	6.2	
Q_{gd} (nC)	8.6	
Configuration	Single	



FEATURES

- P-Channel Versatility
- Compact Plastic Package
- Fast Switching
- Low Drive Current
- Ease of Paralleling
- Excellent Temperature Stability
- Lead (Pb)-free Available



Available

RoHS*
 COMPLIANT

DESCRIPTION

The Power MOSFET technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The P-Channel Power MOSFET's are designed for application which require the convenience of reverse polarity operation. They retain all of the features of the more common N-Channel Power MOSFET's such as voltage control, very fast switching, ease of paralleling, and excellent temperature stability.

P-Channel Power MOSFETs are intended for use in power stages where complementary symmetry with N-Channel devices offers circuit simplification. They are also very useful in drive stages because of the circuit versatility offered by the reverse polarity connection. Applications include motor control, audio amplifiers, switched mode converters, control circuits and pulse amplifiers.

ORDERING INFORMATION

Package	TO-220
Lead (Pb)-free	IRF9Z22PbF
	SiHF9Z22-E3
SnPb	IRF9Z22
	SiHF9Z22

ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	V_{DS}	- 50	V	
Gate-Source Voltage	V_{GS}	± 20		
Drain-Gate Voltage ($R_{GS} = 20$ K Ω)	V_{GDR}	- 50		
Continuous Drain Current	V_{GS} at - 10 V	$T_C = 25^\circ\text{C}$	- 8.9	A
		$T_C = 100^\circ\text{C}$	- 5.6	
Pulsed Drain Current ^a		I_{DM}	- 36	
Linear Derating Factor			0.32	W/ $^\circ\text{C}$
Inductive Current, Clamped	$L = 100$ μH	I_{LM}	- 36	A
Unclamped Inductive Current (Avalanche Current)		I_L	- 2.2	A
Maximum Power Dissipation	$T_C = 25^\circ\text{C}$	P_D	40	W
Operating Junction and Storage Temperature Range		T_J, T_{stg}	- 55 to + 150	$^\circ\text{C}$
Soldering Recommendations (Peak Temperature)	for 10 s		300 ^d	

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- $V_{DD} = -25$ V, starting $T_J = 25^\circ\text{C}$, $L = 100$ μH , $R_G = 25$ Ω
- $I_{SD} \leq 6.7$ A, $dI/dt \leq 90$ A/ μs , $V_{DD} \leq V_{DS}$, $T_J \leq 175^\circ\text{C}$.
- 0.063" (1.6 mm) from case.





* Pb containing terminations are not RoHS compliant, exemptions may apply

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R_{thJA}	-	80	°C/W
Case-to-Sink, Flat, Greased Surface	R_{thCS}	1.0	-	
Maximum Junction-to-Case (Drain)	R_{thJC}	-	3.1	

SPECIFICATIONS $T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0\text{ V}$, $I_D = -250\text{ }\mu\text{A}$	- 50	-	-	V
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = -250\text{ }\mu\text{A}$	- 2.0	-	- 4.0	V
Gate-Source Leakage	I_{GSS}	$V_{GS} = \pm 20\text{ V}$	-	-	± 500	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = \text{max. rating}$, $V_{GS} = 0\text{ V}$	-	-	- 250	μA
		$V_{DS} = \text{max. rating} \times 0.8$, $V_{GS} = 0\text{ V}$, $T_J = 125\text{ }^\circ\text{C}$	-	-	- 1000	
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = -10\text{ V}$ $I_D = -5.6\text{ A}^b$	-	0.28	0.33	Ω
Forward Transconductance	g_{fs}	$V_{DS} = 2 \times V_{GS}$, $I_{DS} = -5.6\text{ A}^b$	2.3	3.5	-	S
Dynamic						
Input Capacitance	C_{iss}	$V_{GS} = 0\text{ V}$, $V_{DS} = -25\text{ V}$, $f = 1.0\text{ MHz}$, see fig. 9	-	480	-	pF
Output Capacitance	C_{oss}		-	320	-	
Reverse Transfer Capacitance	C_{riss}		-	58	-	
Total Gate Charge	Q_g	$V_{GS} = -10\text{ V}$ $I_D = -9.7\text{ A}$, $V_{DS} = -0.8\text{ max. rating}$, see fig. 17	-	17	26	nC
Gate-Source Charge	Q_{gs}		-	4.1	6.2	
Gate-Drain Charge	Q_{gd}		-	5.7	8.6	
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -25\text{ V}$, $I_D = -9.7\text{ A}$, $R_G = 18\text{ }\Omega$, $R_D = 2.4\text{ }\Omega$, see fig. 16 (MOSFET switching times are essentially independent of operating temperature)	-	8.2	12	ns
Rise Time	t_r		-	57	86	
Turn-Off Delay Time	$t_{d(off)}$		-	12	18	
Fall Time	t_f		-	25	38	
Internal Drain Inductance	L_D	Between lead, 6 mm (0.25") from package and center of die contact 	-	4.5	-	nH
Internal Source Inductance	L_S		-	7.5	-	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	MOSFET symbol showing the integral reverse p - n junction diode 	-	-	- 9.7	A
Pulsed Diode Forward Current ^a	I_{SM}		-	-	- 39	
Body Diode Voltage	V_{SD}	$T_J = 25\text{ }^\circ\text{C}$, $I_S = -9.7\text{ A}$, $V_{GS} = 0\text{ V}^b$	-	-	- 6.3	V
Body Diode Reverse Recovery Time	t_{rr}	$T_J = 25\text{ }^\circ\text{C}$, $I_F = -9.7\text{ A}$, $dI/dt = 100\text{ A}/\mu\text{s}^b$	56	110	280	ns
Body Diode Reverse Recovery Charge	Q_{rr}		0.17	0.34	0.85	μC
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)				

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- Pulse width $\leq 300\text{ }\mu\text{s}$; duty cycle $\leq 2\%$.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

Fig. 1 - Typical Output Characteristics

Fig. 3 - Typical Saturation Characteristics

Fig. 2 - Typical Transfer Characteristics

Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance vs. Drain Current




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Breakdown Voltage vs. Temperature








Fig. 8 - Normalized On-Resistance vs. Temperature


Fig. 9 - Typical Capacitance vs. Drain-to-Source Voltage

Fig. 11 - Typical Gate Charge vs. Gate-to-Source Voltage

Fig. 10 - Typical Gate Charge vs. Gate-to-Source Voltage

Fig. 12 - Maximum Drain Current vs. Case Temperature




Fig. 13a - Clamped Inductive Test Circuit




Fig. 13b - Clamped Inductive Waveforms




Fig. 14 - Maximum Effective Transient Thermal Impedance, Junction-to-Case vs. Pulse Duration




Fig. 15a - Unclamped Inductive Test Circuit




Fig. 15b - Unclamped Inductive Load Test Waveforms




Fig. 16 - Switching Time Test Circuit




Fig. 17 - Gate Charge Test Circuit




Fig. 18 - Typical Time to Accumulated 1 % Gate Failure






Fig. 19 - Typical High Temperature Reverse Bias (HTRB) Failure Rate

Peak Diode Recovery dV/dt Test Circuit



* $V_{GS} = -5\text{ V}$ for logic level and -3 V drive devices

Fig. 20 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?91350>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.