

Applications Note: SY5882A


Single Stage Flyback and PFC Controller with Primary Side Control for LED Lighting and Multiple Dimming Mode Options

General Description

The SY5882A is a single stage Flyback and PFC controller targeting at LED Dimming applications, which can achieve up to 5% dimming level and high precision for full loading range. It is a primary side controller without applying any secondary feedback circuit for low cost, and drives the converter in the quasi-resonant mode to achieve high efficiency. It keeps the converter in constant on time operation to achieve high power factor.

SY5882A has CV mode for fast startup, especially in deep dimming. CV function is also can be used as the power supply of low energy MCU.

Ordering Information



Ordering Number	Package type	Note
SY5882AFAC	SO8	

Features

- 5%~100% Dimming Range.
- CV Mode for Bias Supply at <2.5% Dimming Signal.
- Primary Side Control Eliminates the Opto-coupler.
- Valley Turn-on of the Primary MOSFET to Achieve Low Switching Losses
- 300mV Primary Current Sense Voltage Leads to a Lower Sense Resistance thus a Lower Conduction Loss
- Internal high Current MOSFET Driver: 0.20A Sourcing and 0.65A Sinking
- Low Start up Current: 34µA Typical
- Reliable Short LED and Open LED Protection
- Compact Package: SO8

Applications

• LED Lighting

40W Typical Applications




Figure 1. Analog dimming with PWM signal input






Figure.3 Analog dimming with analog signal input

Figure.4 Dimming Curve




Figure.4 3-to-1 Dimming Application



Pinout (top view)

(SO8)				
GND	4	5	DRV	
ISEN	3	6	VIN	
zcs	2	7	ADIM	
COMP	1 🔾	8	PWM	

Top Mark: BQD xyz (device code: BQD, x=year code, y=week code, z= lot number code)

Pin Name	Pin number	Pin Description
COMP	1	Loop compensation pin. Connect a RC network across this pin and ground to stabilize the control loop.
ZCS	2	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a resister divider and detects the inductor current zero crossing point. This pin also provides over voltage protection, line regulation modification function and CV detection simultaneously. If the voltage on this pin is above V _{ZCS,OVP} , the IC would enter over voltage protection mode. Good line regulation can be achieved by adjusting the upper resistor of the divider.
ISEN	3	Current sense pin. Connect this pin to the source of the primary switch. Connect the sense resistor across the source of the primary switch and the GND pin. (current sense resister R_S : $R = k V_{REF} \times N_{PS}$, $k = 0.167$)
GND	4	Ground pin.
DRV	5	Gate driver pin. Connect this pin to the gate of primary MOSFET.
VIN	6	Power supply pin. This pin also provides output over voltage protection along with ZCS pin.
ADIM	7	Bypass this pin to GND with enough capacitance to hold on internal voltage reference.
PWM	8	PWM dimming input pin. This pin detects the PWM dimming signal



Block Diagram




Figure.4 Block Diagram

Absolute Maximum Ratings (Note 1)

8 \ ' '	
VIN, DRV	
Supply current I _{VIN}	7mA
ZCS, PWM	0.3V~23V
ADIM	
ISEN, COMP	0.3~ 3.6V
Power Dissipation, @ T _A = 25°C SO8	1.1W
Package Thermal Resistance (Note 2)	
SO8, θ _{JA}	88°C/W
$SO8, \theta_{JC}$	45°C/W
Junction Temperature Range	40°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 150°C

Recommended Operating Conditions (Note 3)



Electrical Characteristics

 $(V_{IN} = 12V \text{ (Note 4)}, T_A = 25^{\circ}\text{C unless otherwise specified)}$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section						
VIN Turn-on Threshold	V _{VIN_ON}		19.5	20.5	22	V
VIN Turn-off Threshold	V _{VIN_OFF}		6.7	7.3	8.0	V
VIN OVP Voltage	V _{VIN_OVP}			V _{IN_ON} +4.0		V
Start up Current	I_{ST}	$V_{VIN} \!\!<\!\! V_{VIN_{ON}}$		34		μA
Error Amplifier Section						
Internal Reference Voltage	V _{REF}		294	300	306	mV
Current Sense Section						
Current Limit Reference Voltage	V _{ISEN_MAX}			450		mV
ZCS Pin Section						
ZCS Pin OVP Voltage Threshold	V _{ZCS_OVP}			1.5		V
Gate Driver Section						
Gate Driver Voltage	V _{Gate}			12		V
Maximum Source Current	I _{SOURCE}			200		mA
Minimum Sink Current	I _{SINK}			650		mA
Max ON Time	Ton_max	$V_{COMP}=2.7V$		23		μs
Min ON Time	T _{ON_MIN}			450		ns
Max OFF Time	T _{OFF_MAX}			60		μs
Min OFF Time	T _{OFF_MIN}			1.6		μs
Maximum Switching Frequency	f_{MAX}			120		kHz
ADIM Function Section						
ADIM Enable ON	V _{ADIM_ON}			0.075		V
ADIM Enable OFF	V _{ADIM_OFF}			0.037		V
Analog Dimming Range	V _{ADIM,Dimming}		0.075		1.35	V
Thermal Section						
Thermal Fold Back Temperature	T_{FB}			150		°C
Thermal Shut Down Temperature	T_{SD}			160		°C
PWM Function Section						
PWM ON Voltage	V _{PWM_ON}				1.2	V
PWM OFF Voltage	V _{PWM_OFF}		0.5			V

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2: \P_{JA} is measured in the natural convection at $T_A = 25^{\circ}\text{C}$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: The device is not guaranteed to function outside its operating conditions.

Note 4: Increase VIN pin voltage gradually higher than V_{VIN,ON} voltage then turn down to 12V.




Typical Performance Characteristic






Analog Dimming (Dimming duty=10%)



Time (2ms/div)

Analog Dimming (Dimming duty=25%)



Time (4ms/div)



Operation

The SY5882A is a single stage Flyback and PFC controller targeting at LED lighting applications with PWM/Analog dimming function.

SY5882A provides primary side control to eliminate the opto-couplers and the secondary feedback circuits, which can decrease the BOM cost of the system design.

High power factor is achieved by constant on time operation mode, with which both the control scheme and the circuit structure are simple.

SY5882A is compatible with Analog dimming and PWM dimming for different application.

In order to reduce the switching loss and improve EMI performance, Quasi-Resonant switching mode is applied. The maximum switching frequency is limited at 120kHz to reduce switching losses and improve EMI performance when the converter is operated at light load condition.

SY5882A provides reliable protections such as Short Circuit Protection (SCP), Open LED Protection (OLP), Over Temperature Protection (OTP), etc.

SY5882A is available with SO8 package.

Applications Information

Start up

After AC supply or DC BUS is powered on, the capacitor C_{VIN} between VIN and GND pin is charged up by BUS voltage through a start up resistor R_{ST} . Once V_{VIN} rises up to V_{VIN-ON} , the internal blocks start to work. V_{VIN} will be pulled down by internal consumption of IC until the auxiliary winding of transformer could supply enough energy to maintain V_{VIN} above $V_{VIN-OFF}$.

The whole start up procedure is divided into four sections shown in Fig.3. t_{STC} is the C_{VIN} charged up section, and t_{STO} is the output voltage build-up section. The start-up time t_{ST} is composed of t_{STC} and t_{STO} , and usually t_{STO} is much smaller than t_{STC} .

P1 is fast start-up stage, which will help to create output voltage quickly. After P1, if V_{ADIM} is less than V_{ADIM_ON} , IC enters into CV mode. When V_{ADIM} is charged by PWM and larger than V_{ADIM_ON} , IC works in constant on time mode.




Fig.6 Start up

The start up resistor $R_{\text{ST}}\,$ and C_{VIN} are designed by rules as below:

(a) Preset start-up resistor R_{ST} , make sure that the current through R_{ST} is larger than I_{ST} and smaller than I_{VIN} $_{OVP}$

$$\begin{array}{ccc} V & V \\ \hline I & & \sim & \text{BUS} \\ \text{VIN_OVP} & & \text{ST} \end{array}$$

Where V_{BUS} is the BUS line voltage

(b) Select C_{VIN} to obtain an ideal start up time t_{ST} , and ensure the output voltage is built up at one time.

$$\frac{\left(\frac{V_{BUS}-I}{R}-I\right)\times t}{V_{VIN ON}}$$

(d) If the C_{VIN} is not big enough to build up the output voltage at one time. Increase C_{VIN} and decrease R_{ST} , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

Internal pre-charge design for quick start up

In P3, V_{COMP} is pre-charged by internal current sourcein turn until it is over the initial voltage V_{COMP_IC} . V_{COMP_IC} can be programmed by R_{COMP} . Such design is meant to reduce the start up time shown in Fig.4.

The voltage pre-charged $V_{\text{COMP_IC}}$ in start-up procedure can be programmed by R_{COMP}

$$V_{COMP_IC} = 0.9V-300\mu A \times R_{COMP}(3)$$

The voltage pre-charged $V_{\text{ADIM_IC}}$ in start-up procedure is fixed internally.

$$V_{ADIM.IC} = 37mV$$






Fig.7 Pre-charge scheme in start up

Where V_{COMP-IC} is the pre-charged voltage of COMP pin

Generally, a big capacitance of C_{COMP} is necessary to achieve high power factor and stabilize the system loop $(1\mu F\sim 4.7\mu F)$ is recommended).

The voltage pre-charged in start-up procedure can be programmed by R_{COMP} ; On the other hand, larger R_{COMP} can provide larger phase margin for the control loop; A small ceramic capacitor is added to suppress high frequency interruption ($10pF{\sim}100pF$ is recommended if necessary)

Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of the transformer can not supply enough energy to VIN pin, V_{VIN} will drop down. Once V_{VIN} is below $V_{\text{VIN-OFF}}$, the IC will stop working and V_{COMP} will be discharged to zero.

Primary side constant current control

Primary side control is applied to eliminate secondary feedback circuit and opto-coupler, which reduces the BOM cost. The switching waveforms are shown in Fig.5.

The output current I_{OUT} can be represented by,

$$I = \frac{I_{SP}}{2} \times \frac{I_{DIS}}{2} (4)$$
OUT $\frac{1}{2}$

Where I_{SP} is the peak current of the secondary side; t_{DIS} is the discharge time of the transformer; t_{S} is the switching period.

The secondary peak current is related with primary peak current, if the effect of the leakage inductor is neglected.




Fig.5 switching waveforms

$$I_{SP} = N_{PS} \times I_{PP}$$
 (5)

Where N_{PS} is the turn ratio of primary to secondary of the transformer.

Thus, I_{OUT} can be represented by

$$I_{OUT} = \frac{N_{PS} \times I_{PP}}{2} \times \frac{t_{DIS}}{t_{S}} (6)$$

The primary peak current I_{PP} and inductor current discharge time t_{DIS} can be detected by Source and ZCS pin, which is shown in Fig.6.These signals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.

$$V_{\text{REI}}I \times R \times \int_{S}^{\text{DIS}} \times \frac{k}{t_{s}} (7) \text{ 1}$$
Source
$$I_{pk} R \times_{s}^{t_{\text{DIS}}} \times k_{1}$$

$$V_{\text{REF}}$$

$$GM$$

Fig.8 Output current detection diagram



Finally, the output current Iout can be represented by

$$I_{OUI} = \frac{V_{REF} \times N_{PS}}{R \times 2 \times k_1} (8)$$

Where k_1 is the output current weight coefficient; k_2 is the output modification coefficient; V_{REF} is the internal reference voltage; R_S is the current sense resistor.

 k_1 and V_{REF} are all internal constant parameters, I_{OUT} can be programmed by N_{PS} and $R_S.$

$$Rs = \frac{V_{REF} \times N_{PS}}{I_{OUT} \times 2 \times k_{I}} (9)$$

Then

$$R = \frac{k \times V_{REF} \times N_{PS}}{1}, k = \frac{1}{2k_1}(10)$$

Quasi-Resonant Operation

QR mode operation provides low turn-on switching losses for the converter.





Fig.9 QR mode operation

The voltage across drain and source of the primary MOSFET is reflected by the auxiliary winding of the Flyback transformer. ZCS pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drain and source of the primary MOSFET is at voltage valley, the MOSFET would be turned on.

CV Mode

When PWM<2.5%, IC and MCU still need bias power , so,

- (1) If Dimming signal is greater than 5.0%, IC always works at CC mode.
- (2) If Dimming signal is lower than 2.5%, CV mode is triggered. IC works in CV mode to maintain VFB nearby VZCS,CV. Np:Na and R_{ZCS} can be adjusted to prevent LED flicker and keep bias supply enough at CV mode.



In CV mode,

If V_{OUT} is smaller than $V_{CV,REF}$ ($V=V_{FB}$), MOSFET is turned off when ISEN voltage reach $V_{CV,ISEN,MAX}$ in every switching cycle, and turned on by QR.

If V_{FB} is greater than V_{ZCS_CV} , IC will sleep for 1.5ms, until V_{FB} is smaller than V_{ZCS_CV} .

The output of CV is determined by OVP.

$$V_{OUI,CV} = \frac{\mathbf{v}_{OUI,OVP}}{3}$$

Over Voltage Protection (OVP) & Open LED Protection (OLP)




Fig.11 OVP&OLP

The output voltage is reflected by the auxiliary winding voltage of the Flyback transformer, and both ZCS pin and VIN pin provide over voltage protection function. When the load is null or large transient happens, the output voltage will exceed the rated value. When V_{VIN} exceeds V_{VIN_OVP} or V_{ZCS} exceeds V_{ZCS_OVP} , the over voltage protection is triggered and the IC will discharge V_{VIN} by an internal current source I_{VIN_OVP} . Once V_{VIN} is below V_{VIN} OFF, the IC will shut down and be charged



again by BUS voltage through start up resistor. If the over voltage condition still exists, the system will operate in hiccup mode.

Thus, the turns of the auxiliary winding N_{AUX} and the resistor divider is related with the OVP function.

$$\frac{v}{V_{\text{OVP}}} = \frac{N}{N_{\text{S}}} \times \frac{K}{R_{\text{ZCSD}} + R_{\text{ZCSD}}}$$
(11)

$$\frac{V_{\text{VIN_OVP}}}{V_{\text{OVP}}} \ge \frac{N_{\text{AUX}}}{N_{\text{S}}} (12)$$

Where V_{OVP} is the output over voltage specification; R_{ZCSU} and R_{ZCSD} compose the resistor divider. The turn ratio of N_S to N_{AUX} and the ratio of R_{ZCSU} to R_{ZCSD} could be induced from equation (11) and (12).

Short Circuit Protection (SCP)

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so $V_{\rm VIN}$ will drop down without auxiliary winding supply. Once $V_{\rm VIN}$ is below $V_{\rm VIN_OFF}$, the IC will shut down and be charged again by the BUS voltage through the start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

In order to guarantee SCP function is not effected by voltage spike of auxiliary winding, a filter resistor R_{AUX} is needed (10 Ω typically) shown in Fig.10.

Line regulation modification

The IC provides line regulation improvement function by adjusting the external resistor.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with the increasing of input BUS line voltage. A small compensation voltage $\Delta V_{\rm ISEN-C}$ is added to ISEN pin during ON time to improve such performance. This $\Delta V_{\rm ISEN-C}$ is adjusted by the upper resistor of the divider connected to ZCS pin.

$$\Delta V_{ISEN,C} = V_{BUS} \times \frac{N_{AUX}}{IN} \times \frac{1}{N_{ZCSU}} \times k_2(13)$$

Where R_{ZCSU} is the upper resistor of the divider; k_2 is an internal constant as the modification coefficient.

The compensation is mainly related with R_{ZCSU} , larger compensation is achieved with smaller R_{ZCSU} . Normally, R_{ZCS} ranges from $100k\Omega\sim1M\Omega$.

Then R_{ZCSD} can be selected by,

$$V_{IN_CV} = \frac{0.5 \cdot (R_{ZCSU} + R_{ZCSD})}{R_{ZCSD}} \ge 13$$
 (14),

And

$$R_{ZCSD} = \frac{0.5 \cdot R_{ZCSU}}{V_{INCV} - 0.5} \times R_{ZCSU}$$
 (15)

Where V_{OVP} is the output over voltage protection specification; V_{OUT} is the rated output voltage; R_{ZCSU} is the upper resistor of the divider; N_S and N_{AUX} are the turns of secondary winding and auxiliary winding separately.

Dimming Mode

SY5882A supports PWM input and 0~1.5V input.

1). 0~1.5V input dimming




Fig.12 0~1.5V input dimming

If V_{ADIM} is lower than $V_{ADIM,OFF}$ (37.5mV), the output current is decreased to zero; While V_{ADIM} is increased from $V_{ADIM,OFF}$ to $V_{ADIM,ON}$ (75mV), the output current is created and the value is 5.5 percent of full load output current; When V_{ADIM} is higher than 1.35V, the output current is 100 percent of full load output current;






Fig.13 Dimming curve of analog dimming



As showed above, the available dimming range of V_{ADIM} is from 75mV to 1350mV.

2) .PWM input dimming




Fig.14 PWM input dimming

If the dimming signal is PWM signal, as showed above, there is a RC filter to convert the signal.

When the voltage of PWM pin is higher than V_{PWM_ON} , the dimming signal is sensed as high logic level, and ADIM pin is pulled up to 1.5V by a $10k\Omega$ resistor; when the voltage of PWM pin is lower than $V_{PWM,OFF}$, the dimming signal is sensed as low logic level, and ADIM pin is pulled down to GND by a $10k\Omega$ resistor.

The duty cycle of PWM signal is reflected by the voltage on ADIM pin V_{ADIM}.

$$V_{ADIM} = D_{PWM} \times 1.5V$$

So the relationship between the output current and the PWM input is showed below:




Fig.15 the dimming curve of PWM input

A capacitor C_{ADIM} need be connected across ADIM and GND pin to obtain a smooth voltage waveform of the

dimming signal duty cycle. C_{ADIM} is selected by (for 1kHz PWM, 1uF typically)

$$C_{ADIM} \ge \frac{10^{-3}}{f_{DIM}} F \cdot Hz(16)$$

f_{DIM} is the frequency of PWM dimming signal.

3) deep dimming level



Fig.16 PWM input dimming

To achieve deeper dimming, there can be parallel a resistor (R_{ADI}) to COMP pin, as showed above.

The recommended deepest dimming level is 4%;

Power Device Design

MOSFET and Diode

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode is maximized;

$$V_{\text{MOS_DS_MAX}} = \sqrt[4]{V_{\text{AC_MAX}}} + N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D_F}}) + \Delta V_{\text{S}} (19)$$

$$V_{\text{D_R_MAX}} = \sqrt[4]{2V_{\text{AC_MAX}}} + V_{\text{OUT}} (20)$$

Where V_{AC_MAX} is the maximum input AC RMS voltage; N_{PS} is the turn ratio of the Flyback transformer; V_{OUT} is the rated output voltage; $V_{D,F}$ is the forward voltage of secondary power diode; ΔV_{S} is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

$$\begin{split} &I_{\text{MOS_PK_MAX}} \!=\! I_{\text{P_PK_MAX}}(21) \\ &I_{\text{MOS_RMS_MAX}} \!=\! I_{\text{P_RMS_MAX}}(22) \\ &I_{\text{D_PK_MAX}} \!=\! N_{\text{PS}} \!\times I_{\text{P_PK_MAX}}(23) \\ &I_{\text{D_AVG}} \!=\! I_{\text{OUT}}(24) \end{split}$$



Where I_{P-PK-MAX} and I_{P-RMS-MAX} are maximum primary peak current and RMS current, which will be introduced later.

Transformer (NPS and LM)

 N_{PS} is limited by the electrical stress of the power MOSFET:

$$N_{PS} \leq \frac{V_{\text{MOS_(BR)DS}} \times 90\% \text{-} \sqrt[4]{V}_{\text{AC_MAX}} \text{-} \Delta V_{\text{S}}}{V_{\text{OUT}} \text{+} V_{\text{D_F}}} (25)$$

Where $V_{\text{MOS,(BR)DS}}$ is the breakdown voltage of the power MOSFET.

In Quasi-Resonant mode, each switching period cycle $t_{\rm S}$ consists of three parts: current rising time $t_{\rm 1}$, current falling time $t_{\rm 2}$ and quasi-resonant time $t_{\rm 3}$ are shown as Fig.12.

Isp.

Isp.

Von

Fig.17 switching waveforms

The system operates in the constant on time mode to achieve high power factor. The ON time increases with the decreasing of input AC RMS voltage and the increasing of load. When the operation condition is with minimum input AC RMS voltage and full load, the ON time is maximized. On the other hand, when the input voltage is at the peak value, the OFF time is maximized. Thus, the minimum switching frequency $f_{S\text{-}MIN}$ happens at the peak value of input voltage with minimum input AC RMS voltage and maximum load condition; meanwhile, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency f_{S-MIN} is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Select N_{PS}

$$N_{PS} \le \frac{V_{MOS_(BR)DS} \times 90\% - \sqrt[4]{V}_{AC_MAX} - \Delta V_{S}}{V_{OIT} + V_{D.F}}$$
 (26)

- (b) Preset minimum frequency f_{S-MIN}
- (c) Compute relative t_S , t_1 (t_3 is omitted to simplify the design here)

$$t_{s} = \frac{1}{f_{s_{MIN}}} (27)$$

$$t_{1} = \frac{t_{s} \times N_{PS} \times (V_{OUT} + V_{D_{F}})}{\sqrt{2} V_{AC MIN} + N_{PS} \times (V_{OUT} + V_{D_{F}})} (28)$$

(d) Design inductance L_M

$$L = \frac{A Y_{\text{NHIN}}^2 \times t_1^2 \times \eta}{2P_{\text{OUT}} \times t_{\text{S}}} (29)$$

(e) Compute t₃

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}}$$
 (30)

Where C_{Drain} is the parasitic capacitance at drain of MOSFET

(f) Compute primary maximum peak current $I_{P\text{-}PK\text{-}MAX}$ and RMS current $I_{P\text{-}RMS\text{-}MAX}$ for the transformer fabrication.

$$I_{P_PK_MAX} = \frac{2P_{OUT} \times \left[\frac{I}{\sqrt{2}V_{AC_MIN}^{M}} + \frac{L_{M}}{N_{PS} \times (V_{OUT} + V_{D_F})}\right]}{L_{M} \times \eta}$$

$$+ \frac{\sqrt{4P_{OUT}^{2}\left[\frac{L_{M}}{\sqrt{2}V_{AC_MIN}} + \frac{L_{M}}{N_{PS} \times (V_{OUT} + V_{D_F})}\right]^{2} + 4L_{M} \times \eta \times P_{OUT} \times t_{3}}}{L_{M} \times \eta}$$
(31)

Where η is the efficiency; P_{OUT} is rated full load power

Adjust t_1 and t_S to t_1 ' and t_S ' considering the effect of t_3

$$t_{s}' = \frac{\eta \times L \times I_{-}^{2}}{4P_{OUT}}$$
 (32)

$$t_1' = \frac{L_M \times I_{P_PK_MAX}}{\sqrt{2}V_{AC_MIN}} (33)$$



$$I_{P_RMS_MAX} \approx \sqrt{\frac{t'_1}{6t'_S}} \times I_{P_PK_MAX}$$
 (34)

(g) Compute secondary maximum peak current I_{S-PK-MAX} and RMS current I_{S-RMS-MAX} for the transformer fabrication.

$$I_{S PK MAX} = N_{PS} \times I_{P PK MAX} (35)$$

$$t_{2}=t_{3}-t_{1}-t_{3}$$

$$I_{S_RMS_MAX} \approx \sqrt{\frac{t_2'}{6t_S'}} \times I_{S_PK_MAX}$$
 (37)

Transformer design (N_P,N_S,N_{AUX})

The design of the transformer is similar with ordinary Flyback transformer. The parameters below are necessary:

Necessary parameters	
Turns ratio	N _{PS}
Inductance	L _M
Primary maximum current	I _{P-PK-MAX}
Primary maximum RMS current	I _{P-RMS-MAX}
Secondary maximum RMS current	I _{S-RMS-MAX}

The design rules are as followed:

- (a) Select the magnetic core style, identify the effective area Ae.
- **(b)** Preset the maximum magnetic flux ΔB

$$\Delta B = 0.22 \sim 0.26 T$$

(c) Compute primary turn N_P

$$N_{p} = \frac{L_{M} \times I_{P_PK_MAX}}{\Delta B \times A_{e}} (38)$$

(d) Compute secondary turn N_S

$$N = \frac{N}{S} (39)$$

$$N_{PS}$$

(e) Compute auxiliary turn N_{AUX}

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}}$$
 (40)

Where V_{VIN} is the working voltage of VIN pin (12V~15V is recommended).

(f) Select an appropriate wire diameter

With I_{P-RMS-MAX} and I_{S-RMS-MAX}, select appropriate wire to make sure the current density ranges from 4A/mm² to $10A/mm^2$

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

Output capacitor Cout

Preset the output current ripple ΔI_{OUT} , C_{OUT} is induced

$$C_{OUT} = \frac{\sqrt{(\frac{2I_{OUT}}{\Delta I_{OUT}})^2 - 1}}{4\pi f_{AC}R_{LFD}}$$
(41)

Where I_{OUT} is the rated output current; ΔI_{OUT} is the demanded current ripple; fAC is the input AC supply frequency; RLED is the equivalent series resistor of the LED load.

RCD snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first

$$P_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D_F}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \times \frac{L_{\text{K}}}{L_{\text{M}}} \times P_{\text{OUT}}$$

Where N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the output voltage; V_{D-F} is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the inductance of the Flyback transformer; P_{OUT} is the output power.

The R_{RCD} is related with the power loss:

$$R_{\text{RCD}} = \frac{\left(N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D},F}) + \Delta V_{\text{S}}\right)^2}{P_{\text{RCD}}} \ (43)$$
 The C_{RCD} is related with the voltage ripple of the snubber

 $\Delta V_{\text{C-RCD}}$:


$$C = \frac{N_{PS} \times (V_{OUT} + V_{D_{_F}}) + \Delta V_{S}}{K_{RCD \ S} \frac{I \ \Delta V_{C_RCD}}{C_RCD}} (44)$$



Layout

- (a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.
- (b) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.
- (c) Bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.
- (d) Loop of 'Source pin current sample resistor GND pin' .should be kept as small as possible.

- (e) The resistor divider is recommended to be put beside the IC.
- (f) The connection of ground is recommended as:



Ground 1: ground of BUS line capacitor

Ground ②: ground of bias supply capacitor and GND pin

Ground 3: ground node of auxiliary winding

Ground 4: ground of signal trace except GND pin

Ground ⑤: primary ground node of Y capacitor.

Ground **(6)**: ground of current sample resistor.




Fig.18 Ground Layout



Design Example

A design example of typical application is shown below step by step.

#1. Identify design specification

Design Specification			
V _{AC} (RMS)	90V~264V	V _{OUT}	38V
I_{OUT}	320mA	η	87%

#2. Transformer design (N_{PS}, L_M)

Refer to Power Device Design

Conditions			
V _{AC,MIN}	90V	V _{AC-MAX}	264V
$^{\vartriangle}\mathrm{V}_{\mathrm{S}}$	50V	V _{MOS-(BR)DS}	600V
P _{OUT}	12W	$V_{D,F}$	1V
C _{Drain}	100pF	f _{S-MIN}	75kHz

(a) Compute turns ratio N_{PS} first

$$\begin{split} N_{PS} & \leq \frac{V_{MOS_(BR)DS} \times 90\% \sqrt{2} V_{AC_MAX} - \Delta V_{S}}{V_{OUT} + V_{D,F}} \\ & = \frac{600V \times 0.9 \sqrt{2} \times 264V - 50V}{38V + 1V} \\ & = 2.99 \end{split}$$

N_{PS} is set to

$$N_{PS} = 2.67$$

(b) $f_{S,MIN}$ is preset

$$f_{S MIN} = 75kHz$$

(c) Compute the switching period t_S and ON time t₁ at the peak of input voltage.

$$t_{s} = \frac{1}{f_{s_MIN}} = 13.3 \mu s$$

$$\begin{split} t_1 &= \frac{t_{s} \times N_{PS} \times (V_{OUT} + V_{D_{-}F})}{\sqrt{2} V_{AC_{_MIN}} + N_{PS} \times (V_{OUT} + V_{D_{-}F})} \\ &= \frac{13.3 \mu s \times 2.67 \times (38V + 1V)}{\sqrt{2} \times 90V + 2.67 \times (38V + 1V)} \\ &= 6 \mu s \end{split}$$

(d) Compute the inductance L_M



$$L_{...} = \frac{V_{\text{OUT}}^2 \times t_1^2 \times \eta}{\frac{2P}{\text{OUT}} \times t_s}$$
$$= \frac{90V^2 \times 6\mu s^2 \times 0.87}{2 \times 12W \times 13.3\mu s}$$
$$= 780\mu H$$

Set

$$L_{\rm M} = 750 \mu H$$

(e) Compute the quasi-resonant time t₃

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}}$$

$$= \pi \times \sqrt{750 \mu H \times 100 pF}$$

$$= 860 ns$$

(f) Compute primary maximum peak current I_{P-PK-MAX}

$$\begin{split} I_{P_PK_MAX} = & \frac{2P_{OUT} \times [\frac{L_{M}}{\sqrt{2}V_{AC_MIN}} + \frac{L_{M}}{N_{PS} \times (V_{OUT} + V_{D_F})}]}{L_{M} \times \eta} \\ & + \frac{\sqrt{4P_{OUY}^{2}[\frac{L_{M}}{\sqrt{2}V_{AC_MIN}} + \frac{L_{M}}{N_{PS} (V_{OUT} + V_{D_F})}]^{2} + 4L_{M} \times \eta \times P_{OUT} \times t_{3}}}{L_{M} \times \eta} \\ = & 1.038A \end{split}$$

Adjust switching period t_S and ON time t_1 to t_S^\prime and t_1^\prime .

$$\begin{aligned} t_{S}' &= \frac{\eta \times L_{M} \times I_{P_PK_MAX}^{2}}{4P_{OUT}} \\ &= \frac{0.87 \times 750 \mu H \times 1.038 A^{2}}{4 \times 12W} \\ &= 14.45 \mu s \end{aligned}$$

$$t_{i}^{\prime} = \frac{L_{M} \times I_{P_PK_MAX}}{\sqrt{2}V_{AC_MIN}}$$

$$= \frac{750\mu H \times 1.038A}{\sqrt{2} \times 90V}$$

$$= 6.12\mu s$$

Compute primary maximum RMS current I_{P-RMS-MAX}

$$I_{P_RMS_MAX} \approx \sqrt{\frac{t_1'}{6t_{\frac{3}{4}}}} \times I_{P_PK_MAX} = \sqrt{\frac{6.12\mu s}{6 \times 14.45\mu s}} \times 1.038A = 0.289A$$

(g) Compute secondary maximum peak current and the maximum RMS current.

$$I_{S PK MAX} = N_{PS} \times I_{P PK MAX} = 2.67 \times 1.038 A = 2.77 A$$



 $t_2 = t_3 t_1 - t_3 = 14.45 \mu s - 6.12 \mu s - 0.86 \mu s = 7.47 \mu s$

$$I_{S,RMS,MAX} \approx \sqrt{\frac{t_2'}{6t_S'}} \times I_{S_PK_MAX} = \sqrt{\frac{7.47\mu s}{6 \times 14.45\mu s}} \times 2.77A = 0.81A$$

#3. Select power MOSFET and secondary power diode

Refer to Power Device Design

Known conditions at this step					
V _{AC-MAX}	264V	N _{PS}	2.67		
V _{OUT}	38V	$V_{ ext{D-F}}$	1V		
ΔV_{S}	50V	η	87%		

(a) Compute the voltage and the current stress of MOSFET:

$$V_{MOS_DS_MAX} = \sqrt{2}V_{AC_MAX} + N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_{S}$$

$$= \sqrt{2} \times 264V + 2.67 \times (38V + 1V) + 50V$$

$$= 527V$$

$$I_{MOS\ PK\ MAX} = I_{P\ PK\ MAX} = 1.038A$$

$$I_{MOS\ RMS\ MAX} = I_{P\ RMS\ MAX} = 0.289A$$

(b) Compute the voltage and the current stress of secondary power diode

$$V_{D_R_MAX} = \frac{\sqrt[2]{V_{AC_MAX}}}{N_{PS}} + V$$

$$= \frac{\sqrt[2]{\times 264V}}{2.67} + 38V$$

$$= 178V$$

$$I_{D_{PK_MAX}} = N_{PS} \times I_{P_{PK_MAX}} = 2.67 \times 1.038A = 2.77A$$

$$I_{D \text{ AVG}} = I_{OUT} = 0.32 \text{A}$$

#4. Select the output capacitor C_{OUT}

Refer to Power Device Design

Conditions			
Iout	320mA	$\Delta I_{ m OUT}$	0.3I _{OUT}
f_{AC}	50Hz	R _{LED}	$12 \times 1.6\Omega$

The output capacitor is



$$C_{OUT} = \frac{\sqrt{\frac{(\frac{2I_{OUT}}{\Delta I_{OUT}})^2 - 1}{4\pi f_{AC}R_{LED}}}}{\frac{\sqrt{(\frac{2\times 032A}{0.3\times 0.32A})^2 - 1}}{4\pi \times 50Hz \times 12 \times 1.6\Omega}}$$
= 546µF

#5. Design RCD snubber

Refer to Power Device Design

Conditions				
V_{OUT}	38V	$\Delta m V_S$	50V	
N _{PS}	2.67	L_{K}/L_{M}	1%	
P _{OUT}	12W			

The power loss of the snubber is

$$\begin{split} P_{\text{RCD}} &= \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D_F}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \times \frac{L_{\text{K}}}{L_{\text{M}}} P_{\text{OUT}} \\ &= \frac{2.67 \times (38V + 1V) + 50V}{50V} \times 0.01 \times 12W \\ &= 0.37W \end{split}$$

The resistor of the snubber is

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D}) + \Delta V)_{S}^{2}}{P_{RCD}}$$

$$= \frac{(2.67 \times (38V + 1V) + 50V)^{2}}{0.37W}$$

$$= 64k\Omega$$

The capacitor of the snubber is

$$\begin{split} C_{_{RCD}} &= \frac{N_{_{PS}} \times (V_{_{OUT}} + V_{_{D_{_{}F}}}) + \Delta V_{_{S}}}{R_{_{RCD}} f_{_{S}} \Delta V_{_{C_{_{_{}RCD}}}}} \\ &= \frac{2.67 \times (38V + 1V) + 50V}{64k\Omega \times 100kHz \times 25V} \\ &= 1nF \end{split}$$

#6. Set VIN pin Refer to **Start up**

Conditions			
V _{BUS-MIN}	90V × 1.414	V _{BUS-MAX}	264V× 1.414
I_{ST}	34μA (typical)	V _{IN-ON}	22V (typical)
I _{VIN-OVP}	2mA (typical)	t _{ST}	500ms (designed by user)

(a) R_{ST} is preset

$$R_{_{ST}}^{\,<\,} \frac{V_{_{BUS}\,=}}{I_{_{ST}}} \frac{90 V \times 1.414}{34 \mu A} = \!\! 3.7 M \Omega \; , \label{eq:R_ST_BUS}$$



$$R_{\text{ST}} \; \frac{V_{\text{BUS}}}{I_{\text{VIN_OVP}}} \! = \! \frac{264V \times \! 1.414}{2mA} \! = \! \! 186k\Omega$$

Set R_{ST}

$$R_{\text{ST}} {=} 300 \text{k}\Omega \times 2 {=} 600 \text{k}\Omega$$

(b) Design C_{VIN}

$$C_{\text{VIN}} = \frac{\left(\frac{V_{\text{BUS}}}{R} - I\right) \times t}{V_{\text{VIN_ON}}} = \frac{\left(\frac{90V \times 1.414}{600k\Omega} - 34\mu\text{A}\right) \times 500\text{ms}}{22V} = 4\mu\text{F}$$

Set C_{VIN}

$$C_{VIN}$$
=2.2 μ F

#7 Set COMP pin

Refer to Internal pre-charge design for quick start up

Parameters designed				
R _{COMP}	500Ω	V _{COMP,IC}	450mV	
C _{COMP1}	1μF	C _{COMP2}	100pF	

#8 Set current sense resistor to achieve ideal output current

Refer to Primary-side constant-current control

Known conditions at this step				
k	0.167	N _{PS}	2.67	
V_{REF}	0.3V	I _{OUT}	0.32A	

The current sense resistor is

$$\begin{split} R_s &= \frac{k \times V_{REF} \times N_{PS}}{I_{OUT}} \\ &= \frac{0.167 \times 0.3V \times 2.67}{0.32A} \\ &= 0.4\Omega \end{split}$$

#9 set ZCS pin

Refer to Line regulation modification and Over Voltage Protection (OVP) & Open Loop Protection (OLP)

First identify R_{ZCSU} need for line regulation.



Known conditions at this step			
K ₂	68		
Parameters Designed			
R _{ZCSU}	200kΩ		

Then compute R_{ZCSD} and $N_{AUX}\,$

Conditions				
V _{ZCS_OVP}	1.42V	V _{OVP}	48V	
V _{OUT}	38V			
Parameters designed				
R _{ZCSU}	200kΩ			
Ns	21	N _{AUX}		

$$V_{IN_CV} = \frac{0.5 \cdot (R_{ZCSU} + R_{ZCSD})}{R_{ZCSD}} \ge 13$$

$$\frac{0.5}{12.5} \ge \frac{R_{ZCSD}}{R_{ZCSU}}$$

 R_{ZCSUP} =200k ohm

$$R_{ZCSD} \le 8$$

 R_{ZCSD} is set to

$$R_{ZCSD} = 7.8 k\Omega$$

Then set the N_{AUX} to

$$N_{SA} = \frac{V_{OVP}}{\frac{1.5 \cdot (R_{CSU} + R_{ZCSD})}{R_{ZCSD}}} = \frac{48}{\frac{1.5 \cdot (7.8k + 200k)}{7.8k}} = 1.2$$

So N_{AUX} is

 $N_{AUX} = N_S / N_{SA} = 17.5$

#10 set ADIM pin

$$C_{\text{ADIM}} \!\!=\! \frac{1.0 \!\times\! 10^{\text{-}3}}{f_{\text{PWM}}}\,\text{F} \!\times\! \, \text{Hz} \!\!=\! \frac{1.0 \!\times\! 10^{\text{-}3}}{f_{\text{PWM}}}\,\text{F} \!\times\! \, \text{Hz} \!\!=\! 1 u \text{F}$$

Hence C_{ADIM} is set to

C_{ADIM}=1uF

#11 final result








Fig.17 Final Design Result



SO8 Package Outline & PCB Layout Design






Side view Front view

Notes: All dimensions are in millimeter and exclude mold flash & metal burr.




Taping & Reel Specification

1. Taping orientation for packages (SO8)



Feeding direction -----

2. Carrier Tape & Reel specification for packages



Package	Tape width (mm)	Pocket	Reel size	Trailer	Leader length	Qty per
type		pitch(mm)	(Inch)	length(mm)	(mm)	reel
SO8	12	8	13"	400	400	2500