

Continuous Source- or Sink-Current, 6A, 6V Input High-Efficiency Synchronous Step-Down Regulator

General Description

The SY26056 high-efficiency synchronous stepdown DC/DC regulator is capable of delivering 6A of continuous source or sink output current over a wide input voltage range of 0.8V to 6V.The output voltage is adjustable from 0.4V to 1.2V

Silergy's proprietary Instant-PWM[™] fast-response, constant-on-time (COT) PWM control method supports high input/output voltage ratios (low duty cycles) and responds to load transients within approximately 100ns, while maintaining a nearconstant operating frequency over line, load, and output voltage ranges. This control method provides stable operation without complex compensation, even with low-ESR ceramic output capacitors.

Internal $18m\Omega$ power and $10m\Omega$ synchronous rectifier switches provide excellent efficiency for a wide range of applications, especially for low output voltages and low duty cycles. The SY26056 offers cycle-by-cycle current limit, input undervoltage lockout, internal soft-start, output undervoltage and overvoltage protection, and thermal shutdown to provide safe operation in all operating conditions.

The SY26056 is available in a compact QFN3.5mm×4mm package.

Features

- 0.8V to 6V Input Voltage Range
- 6A Continuous Output Source or Sink Current

SY26056

- Internal $18m\Omega$ Power Switch and $10m\Omega$
- Synchronous Rectifier
- Accurate ±1% Output Voltage
- Fast Transient Response
- 600kHz and 1000kHz Operating Frequency
- Adjustable 0.4 to 1.2V Output Voltage
- Selectable Peak-, Valley-, and Reverse-Current Limit
- Selectable Automatic High-Efficiency Discontinuous Operating Mode at Light Loads
- Output Voltage Tracking Using an External Voltage Reference
- Internal Soft-Start Limits Inrush Current
- Smooth Pre-Biased Startup
- Power-Good Indicator
- Auto-Recovery for Input Undervoltage (UVLO), Output Undervoltage (UVP), Output Overvoltage (OVP) and Overtemperature (OTP) Conditions
- MSL-3 Compliant
- Package: QFN3.5mm×4mm

Applications

- Memory Termination Regulator for DDR/DDR2/DDR3/DDR3L/DDR4
- VTT Termination

DDR VDDQ IN VOUT BS VIN LX ON/ ΕN VOUT R. OFF Cou REFIN MODE COMP PG $\leq R_{PG}$ V5IN VREF V5II SGND PGND

Figure 1. Application Circuit



Figure 2. Efficiency vs. Output Current

Typical Application



Ordering Information

Pinout (top view)

Ordering Part Number	Package Type	Top Mark	
SY26056WEQ	QFN3.5×4-20 RoHS-Compliant and Halogen-Free	ECR <i>xyz</i>	
x = year code, y = week code, z = lot number code			

	V5IN	PG	MODE	N	BS	
	20	19	18	17	16	
PGND	1	/			[1]	5 LX
PGND	2				[14	4 LX
PGND	3	E>	cpose Pad	ed	[1]	<u>3</u> LX
VIN	4				[1]	Ż LX
VIN	5				[1]	1 LX
	6	7	8	9	10	
	SGND	VREF	COMP	REFIN	VOUT	

Pin No	Pin Name	Pin Description
1, 2, 3	PGND	Power ground.
4, 5	Vin	Power input. Decouple this pin to PGND pin with at least a 20µF ceramic capacitor.
6	SGND	Signal ground.
7	Vref	Internal 1.2V reference pin. Decouple this pin to the SGND pin with at least a 0.22μ F ceramic capacitor.
8	COMP	Loop compensation pin. Connect an R-C-C network between this pin and the V _{REF} pin.
9	REFIN	External tracking reference input. Tracking reference range is 0.4V to 1.2V. Connect the REFIN pin and the V_{REF} pin using a resistor-divider for non-tracking mode.
10	Vout	Output voltage feedback pin.
11, 12, 13, 14, 15	LX	Inductor pin. Connect this pin to the switching node of the inductor.
16	BS	Bootstrap supply for the high-side gate driver. Connect a $0.1\mu F$ ceramic capacitor between the BS and the LX pin.
17	EN	Enable input. Pull low to disable the device, high to enable. Do not leave this pin floating.
18	MODE	Operation mode selection. See Table 1.
19	PG	Power-good indicator. Open-drain output when the output voltage is within 93.5% to 120% of the regulation setpoint.
20	V _{5IN}	External 5V power supply for analog circuits and gate driver.



Block Diagram



Figure 3. Block Diagram

Absolute Maximum Ratings

Parameter (Note 1)	Min	Max	Unit
VIN, V5IN, LX	-0.3	7	
EN, PG, MODE	-0.3	V5IN + 0.3	3
LX, 20ns duration	-3	10	V+
BS	LX - 0.3	LX + 4	
V _{REF} , REFIN, COMP	-0.3	4	
Junction Temperature, Operating	-40	150	
Lead Temperature (Soldering,10sec.)		260	°C
Storage Temperature	-65	150	

Thermal Information

Parameter (Note 2)	Тур	Unit
θ _{JA} Junction-to-Ambient Thermal Resistance	30.5	°C/W
θ _{JC} Junction-to-Case Thermal Resistance	4	C/VV
P_D Power Dissipation $T_A = 25^{\circ}C$	3.2	W

Recommended Operating Conditions

Parameter (Note 3)	Min	Max	Unit
VIN	-0.1	6.5	V
V _{5IN}	4.5	6.5	v
Output Current	-6	6	Α
Junction Temperature	-40	125	°C



Electrical Characteristics

 $(V_{V5IN} = 5V, T_J = -40^{\circ}C$ to +125°C, typical values are at $T_J = 25^{\circ}C$, unless otherwise specified (Note 4))

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
VIN Shutdown Curre	ent	IVIN_SD	$V_{EN} = 0V, T_J = 25^{\circ}C$		1.8	5	μA
	Voltage	V _{V5IN}		4.5	5	6.5	V
	UVLO, rising	Vv5in,uvlo	V _{V5IN} rising	4.1	4.37	4.5	V
	UVLO, Hysteresis	V _{V5IN,HYS}	V _{V5IN} falling		500		mV
V _{5IN}	Supply Current	Ivsin	EN high, V _{5IN} supply current, f _{sw} = 600kHz		1.1		mA
	Shutdown Current	IV5IN,SD	EN low, V _{5IN} shutdown current		3	6	μA
	POR Reset Threshold	V _{POR,V5IN}	OVP latch is reset by V _{5IN} falling below the reset threshold	2.5	3	3.5	V
	UVLO, Rising	Vvref,uvlo	VVREF rising		1.1		V
	UVLO, Hysteresis	V _{VREF,HYS}	V _{VREF} falling		100		mV
Vref			Ivref = 0µA	1.188	1.2	1.212	
	Accuracy	VVREF	Ivref = 50µA	1.185	1.2	1.215	V
	Sink Current	I _{VREF}	V _{VREF} = 1.25V		1		mA
	On-Resistance	RDS(ON)HS	V _{BS-LX} = 3.3V, T _J = 25°C		18		mΩ
Power Switch		ILMT,TOP1			10.5		
	Peak-Current Limit	ILMT, TOP2	See Table 1		8.5		A
	On-Resistance	RDS(ON)LS	V _{CC} = 3.3V, T _J = 25°C		10		mΩ
		ILMT,BOT1			9.5	11	
Synchronous	Valley-Current Limit	ILMT,BOT2	1	4.2	6.5	9	A
Rectifier	Reverse-Current	ILMT,RVS1	See Table 1		-10.3		
	Limit	ILMT,RVS2	1		-7		
Internal-Current Se	nse Gain	Acsint	Gain from the current of the low- side FET to PWM comparator when PWM = OFF	43	53	67	mV/A
Output Voltage Acc	curacy	Vout,acc	$V_{\text{REFIN}} = 0.6 V$	-1		+1	%Vrefin
Discharge FET Res	-	RDIS		-	36		Ω
	Input Voltage High	V _{EN,H}		2			
Enable (EN)	Input Voltage Low	V _{EN,L}				0.5	V
	Leakage Current	I _{EN,LKG}	EN high			1	μA
	Time	tint,ss	V _{OUT} ramps up from 0 to 95%		1.6		ms
Soft-Start (SS)	Delay Time	tint,ssdly	From V _{VREF} = 1.1V to V _{OUT} ready to ramp up		260		μs
Zero-Crossing Corr	np Internal Offset	Vzxos			0		mV
	Threshold	VOVP	Measure Vout, VREFIN = 1V		120		%V _{REFIN}
Overvoltage Protection	Delay	tovp,dly	Time from V_{OUT} exceeds 120% of V_{REFIN} to OVP fault		10		μs
Undervoltage	Threshold	Vuvp	Measure V _{OUT} , device latches off, begins soft-stop, V _{REFIN} = 1V	64	68	72	%Vrefin
Protection	Delay	tuvp,dly	Time from V _{OUT} less than 68% of V_{REFIN} to UVP fault		256		μs
UVP Hiccup On-Tir	ne	thiccup,on			2		
UVP Hiccup Off-Tir	ne	t _{HICCUP,OFF}	1		18		ms
Min Off-Time		toff,min	Vvin = 5V, Vvout = 1.05V, fsw = 1MHz, Vvout < Vrefin		260		ns



SY26056

					_		
Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit
Lindonyoltago Fault F	aabla Dolay	two puv pu	Time from EN_INT going high to undervoltage fault is ready		2	ms	
Undervoltage Fault-Enable Delay		tuvp,dly,en	External tracking from V _{OUT} ramp starts		8		1115
			Vout falling, fault		84		
	Thresholds	Vpg	Vout rising, good		92		%V _{REFIN}
	Thresholds		V _{OUT} rising, fault		116		70 V REFIN
			Vout falling, good		108		
Power-Good	Startup Delay	tpg,st	At external tracking, time from V _{OUT} ready to ramp-up		8		ms
	Delay	t _{PG,R}	Vout rising, good	0.5	1	1.3	
	Delay	t _{PG,F}	V _{OUT} falling, fault		10		μs
	Output Low IPG,LKG		$I_{PG} = 4mA$, $V_{V5IN} = 4.5V$			0.3	V
	Leakage Current	V _{PG,L}	V _{PG} = 5.5V	-1	0	1	μA
Minimum V _{IN} Voltage	for Valid PG	VINMINPG	Measured at V_{IN} pin with a 2mA sink current on PG pin. V_{5IN} is grounded here.	0.7	1	1.6	V
Transconductance		gm			1		mS
Common-Mode Input	Voltage Range	Vсм		0		1.2	V
Different-Mode Input	Voltage Range	Vdm		0		60	mV
COMP	Maximum Source Current		V _{COMP} = 1.2V, V _{REFIN} - V _{OUT} = 60mV		60		
	Maximum Sink Current	ICOMP,SNK	$V_{COMP} = 1.2V,$ $V_{REFIN} - V_{OUT} = -60mV$		-60		μA
Input Offset Voltage c	f Error Amplifier	Voffset	$T_J = 25^{\circ}C$		0		mV
Thermal Shutdown	Threshold	T _{SD}			145		°C
	Hysteresis	THYS			10		

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: Package thermal resistance is measured in the natural convection at $T_A = 25^{\circ}C$ on an 8.5cm×8.5cm size fourlayer Silergy Evaluation Board.

Note 3: The device is not guaranteed to function outside its operating conditions.

Note 4: Production testing is performed at 25°C; limits at -40°C to +125°C are guaranteed by design, test or statistical correlation.



Typical Performance Characteristics

 $(T_A = 25 \degree C, V_{V5IN} = 5V, V_{IN} = 1.2V, V_{OUT} = 0.6V, L = 0.25\mu$ H, $C_{OUT} = 12 \times 22\mu$ F, fsw = 600kHz, unless otherwise noted.)









Time (2ms/div)



Time (2ms/div)



Time (2µs/div)





Time (2µs/div)







Time (20ms/div)





Time (20ms/div)





SY26056

Detailed Description

The SY26056 high-efficiency synchronous step-down DC/DC regulator is capable of delivering 6A of continuous source or sink output current over a wide input voltage range of 0.8V to 6V.The output voltage is adjustable from 0.4V to 1.2V

The SY26056 uses a constant on-time and valley current control architecture to enable fast transient response.

Internal $18m\Omega$ power and $10m\Omega$ synchronous rectifier switches provide excellent efficiency for a wide range of applications, especially for low output voltages and low duty cycles. The SY26056 offers cycle-by-cycle current limit, input undervoltage lock-out, internal soft-start, output undervoltage and overvoltage protection, and thermal shutdown to provide safe operation in all operating conditions.

Constant-On-Time Architecture

The one-shot circuit or on-time generator, which determines how long to turn on the high-side power switch, is fundamental to any constant-on-time (COT) architecture. Each on-time (ton) is a fixed period internally calculated to operate the step-down regulator at the desired switching frequency, considering the input and output voltage ratio, t_{OUT}/V_{IN} × (1/f_{SW}). For example, consider a hypothetical converter that targets 0.6V output from a 1.2V input at 600kHz. The target on-time is (0.6V/1.2V) × (1/600kHz) = 833ns. Each ton pulse is generated at the beginning of a new switching cycle. After one ton period, a minimum off-time (toff, MIN) is imposed before any further switching is initiated. This approach avoids making any switching decisions during the noisy periods immediately after switching events, or while the switching node (LX) is rapidly rising or falling.

There is no fixed clock in the COT control loop, so the high-side power switch can turn on almost immediately after a load transient. Subsequent switching pulses can be quickly initiated, ramping the inductor current up to meet load requirements with minimal delays.

Valley Current Mode Operation

During normal, steady-state operation, the output voltage is compared with a fraction of the V_{REF} voltage and the amplified generated error signal is bv the transconductance amplifier. A new switching cycle starts with turning on the main switch for the constant on-time period, followed by the off-time when the main switch is turned off and the synchronous switch is turned on. It keeps the on-time constant while only adjusting the offtime as required to maintain the regulated voltage. The SY26056 control loop monitors the current going through the synchronous rectifier MOSFET during the off time. The decision to start the next switching cycle is based on comparing the current sense signal with the output of the error signal amplifier. The minimum toFF time is used to avoid making any incorrect switching decisions during the noisy periods. The minimum toFF is relatively short so that during sudden load current increases, toN can be retriggered with minimal delay, allowing the inductor current to ramp up quickly, in order to provide sufficient energy to the output capacitor.

Frequency-Locked Loop (FLL)

Although COT provides a relatively constant operating frequency over variations in line and load conditions, Silergy's FLL improves the operating frequency performance by comparing the actual operating frequency with an internal reference frequency. The signal that results is used to adjust to_N, resulting in a stable and predictable operating frequency. Note that the FLL is disabled during soft-start and during discontinuous inductor current mode (DCM) conditions. In these cases, the operating frequency will be lower than the target.

Light-Load Operating Modes

The SY26056 supports two user-selectable light-load operating modes, set with the MODE input (see Table 1). Light load occurs at approximately $I_{OUT} < 0.5 \times \Delta I_L$, when the current through the low-side synchronous rectifier will ramp to near zero before the next to_N time.

In forced continuous inductor current mode (FCCM), the low-side synchronous rectifier remains on until the next t_{ON} cycle, allowing continuous current flow in the inductor. The inductor current ramps below zero, recirculating current from the output to the input. This allows the device to maintain a relatively constant switching frequency over the output current range. This also reduces efficiency at light loads, but is often desirable in equipment that is sensitive to low-frequency operations, such as audio or RF systems.

In discontinuous inductor current mode (DCM), the lowside synchronous rectifier is turned off and remains off when the inductor current reaches zero, preventing recirculation current that can significantly reduce efficiency under these light-load conditions. As load current is further reduced and the V_{OUT} voltage remains greater than the REFIN voltage, the Instant-PWM control loop will not trigger another t_{ON} until needed, so the apparent operating switching frequency will drop, further enhancing efficiency. Continuous inductor current mode (CCM) resumes smoothly as soon as the load current increases sufficiently for the inductor current to remain

9



above zero at the time of the next t_{ON} cycle. This threshold of load current may be determined as follows:

$$I_{\text{OUT_CTL}} = \frac{\Delta I_{\text{L}}}{2} = \frac{V_{\text{OUT}} \times (1\!-\!D)}{2 \times f_{\text{SW}} \times L_{1}}$$

Note that the operating frequency of the device in DCM can be very low, and may not be desirable in equipment that is sensitive to low-frequency operations such as audio or RF systems.

MODE Input

The MODE pin is an input that provides user-selectable operating frequency, light-load operating modes, and current-limit value. See Table 1 for configuration details. Note that this input is evaluated during startup of the device, and changes to the configuration after startup will not change the device operation. Any change in the configuration requires a restart of the device.

MODE	MODE Resistance to GND	Light-Load Mode	Switching Frequency	Valley-Current Limit	Peak-Current Limit	Reverse- Current Limit
1	0Ω		600kHz	ILMT,BOT1	ILMT, TOP1	ILMT,RVS1
2	12kΩ (±5%)	DCM	600kHz	ILMT,BOT2	ILMT, TOP2	ILMT,RVS2
3	22kΩ (±5%)	DCIVI	1000kHz	ILMT,BOT2	ILMT, TOP2	ILMT,RVS2
4	33kΩ (±5%)		1000kHz	ILMT,BOT1	ILMT, TOP1	ILMT,RVS1
5	47kΩ (±5%)		600kHz	ILMT,BOT1	ILMT, TOP1	ILMT,RVS1
6	68kΩ (±5%)	FCCM	600kHz	ILMT,BOT2	ILMT, TOP2	ILMT,RVS2
7	100kΩ (±5%)		1000kHz	ILMT,BOT2	ILMT, TOP2	LMT,RVS2
8	Floating		1000kHz	ILMT,BOT1	ILMT, TOP1	LMT,RVS1

Table 1. MODE Configuration



Non-Tracking Startup

When the SY26056 is configured for non-tracking applications, output voltage is regulated to the REFIN voltage, which taps off the voltage dividers from the 1.2V reference voltage. Either the EN pin or the V_{5IN} pin can be used to start up the device. The soft-start time is 1.6ms in this application (see Figure 5).

In a non-tracking application, the output voltage is determined by the resistive divider between the V_{REF} pin and the REFIN pin as follows:



Figure 5. Non-Tracking Startup



Figure 6. Non-Tracking Configuration

Tracking Startup

When the SY26056 is configured for tracking applications, output voltage is regulated to the REFIN voltage, which comes from an external power source. In order for the device to differentiate between a non-tracking configuration and a tracking configuration, there is a minimum delay time of 260 μ s required between the time when V_{REF} reaches 1.2V to the time when the REFIN pin

In a DDR Memory power tracking application, the output voltage should be one half of the V_{DDQ} voltage. V_{DDQ} can be V_{IN} , or it can be an additional power rail. Therefore, R1 = R2 in both Figure 7 and Figure 8.



Figure 7. Tracking Configuration I



Figure 8. Tracking Configuration II



Figure 9. Tracking Startup Timing

DROOP Application

Compared to non-DROOP applications, DROOP applications have the advantage of reducing the output capacitors (with the same dynamic peak-to-peak output-volage ripple specification) and reducing power



consumption. The comparison of load-transient performance between non-DROOP and DROOP configurations is shown in Figure 10.

As Figure 11 shows, the compensation between COMP and V_{REF} is a purely proportional component (R instead of RC), which will cause the amplifier's gain to be finite. The equation for DROOP voltage is as follows:

$$V_{\text{DROOP}} = \frac{I_{\text{OUT}} \times A_{\text{CSINT}}}{g_{\text{m}} \times R_{\text{DROOP}}}$$

where I_{OUT} is the output current, A_{CSINT} is 53mV/A (typ), g_m is the transconductance of the amplifier, which is 1mS (typ), R_{DROOP} is the value of the resistor connected between the V_{REF} pin and the COMP pin.

The following equation can be used for selecting proper R_{DROOP} for a target load-line:







Figure 11. DROOP Configuration

External Bootstrap Capacitor Connection

This device integrates a floating power supply for the gate driver that operates the high-side power switch. Proper operation requires a 0.1μ F low-ESR ceramic capacitor to be connected between the BS and LX pins. This bootstrap

capacitor provides the gate driver supply voltage for the high-side N-channel MOSFET power switch.



Figure 12. External Bootstrap Capacitor

Power-Good Indicator (PG)

PG is an open-drain output controlled by a window comparator connected to the feedback signal. PG allows system monitoring of the device. If V_{OUT} is greater than $V_{PG,R}$ and less than V_{OVP} for at least $t_{PG,R}$, PG will be high-impedance.

Connect PG to V_{5IN} , or another desirable voltage rail, with a resistor in the range of $10k\Omega$ to $100k\Omega$. During startup, there is a 1ms power-good high-propagation delay. The PG pin is pulled low as soon as the EN pin is pulled low, or an undervoltage condition on V_{5IN} (or any other fault) is detected.

Bias Capacitor CV5IN

It is recommended to use a X7R or better grade ceramic capacitor with 10V rating and no less than 2.2μ F capacitance. This ceramic capacitor is recommended to be placed close to the V5IN and GND pins.

VREF Output Capacitor CVREF

It is recommended to use a X7R or better grade ceramic capacitor with 6.3V rating and no less than 0.22μ F capacitance. This ceramic capacitor is recommended to be placed close to the VREF and SGND pins.

Output Discharge Function

An internal 36Ω discharge FET is turned on whenever the shutdown logic is triggered, discharging the output through the inductor. The circuit is only active during the shutdown process, when it brings the output to a low-voltage state until the device is once again enabled.

V_{5IN} Undervoltage Protection

The SY26056 continuously monitors the voltage on the V_{5IN} pin to ensure that the voltage level is high enough to bias the device properly and to provide sufficient gate drive to maintain high efficiency. The converter starts when the voltage rises above 4.37V (typ.) and has a



nominal 500mV of hysteresis. If the V_{5IN} voltage limit is reached, the converter latches off until the device is reset by cycling V_{5IN} voltage until the POR is reached (3V nominal). The power input does not have a UVLO function.

Fault-Protection Modes

Overcurrent Protections (OCP)

Three cycle-by-cycle overcurrent protections are integrated in this device to prevent excessive current flow. Although current-limit protections will not force a shutdown of the device, continuous operation in these conditions is expected to result in the output voltage dropping below the undervoltage protection threshold, or in the case of the junction temperature rising above the thermal protection limit, which will shut down the device. See UVP and OTP sections for more information.

Peak-Current Limit

During t_{ON} , and after $t_{ON,MIN}$, if the high-side power-switch current exceeds $I_{LMT,TOP}$, the switch is turned off, the lowside synchronous rectifier is turned on, and t_{ON} is inhibited until the low-side synchronous rectifier current is below $I_{LMT,BOT}$. Peak-current limit is disabled during initial t_{ON} at startup. $I_{LMT,TOP}$ is selectable. See Table 1.

Valley-Current Limit

The iInductor current is measured in the low-side synchronous rectifier when it turns on, and as the inductor current ramps down. If the current exceeds $I_{LMT,BOT}$, the synchronous rectifier is turned off and t_{ON} is inhibited until the current is less than $I_{LMT,BOT}$. $I_{LMT,BOT}$ is selectable. See Table 1 for details.



Figure 13. Valley-Current Limit

Reverse-Current Limit

In FCCM mode, if the low-side synchronous rectifier current exceeds $I_{LMT,RVS}$, the low-side synchronous rectifier is turned off and the high-side power switch is turned on for the constant on-time, which is determined

by the COT generator. $I_{LMT,RVS}$ is selectable. See Table 1 for details.

Output Undervoltage Protection (UVP)

After startup, if V_{OUT} drops below V_{UVP} for more than $t_{UVP,DLY}$ UVP will be triggered, and the device will shut down for $t_{HICCUP,OFF}$, after which the device will restart with a complete soft-start cycle. If the fault condition remains after $t_{HICCUP,ON}$, this 'hiccup' cycle of startup and shutdown will continue unless the junction temperature exceeds T_{SD} . If the fault condition is resolved, the device will resume normal operation.



Figure 14. Reverse-Current Limit

Output Overvoltage Protection (OVP)

An OVP condition is detected when the output voltage is approximately 120% × V_{REFIN} . In this case, the converter pulls low the PG pin and performs the overvoltage protection function. During OVP, the low-side FET is always on before triggering the reverse-current limit. After triggering the reverse-current limit, the low-side FET is no longer continuously on, and pulsed signals are generated to limit the negative inductor current. When the output voltage drops below 250mV, the COMP pin voltage will be clamped to approximately 1V. After 10µs delay time, the converter latches off. The converter remains in the off state until the device is reset by cycling V_{5IN} voltage until the POR is reached (2.3V nominal) or when the EN pin is toggled off and on.

Overtemperature Protection (OTP)

The overtemperature protection (OTP) circuitry prevents overheating due to excessive power dissipation. This will shut down the device when the junction temperature exceeds T_{SD} . Once the junction temperature cools down by approximately 10°C, the device will resume normal operation after a complete soft-start cycle. For continuous operation, provide adequate cooling so that the junction temperature does not exceed the T_{SD} .







Figure 15. Overtemperature Protection

Design Procedure

Input Capacitor Selection

Input filter capacitors are needed to reduce the ripple voltage on the input, to filter the switched current drawn from the input supply and to reduce potential EMI. When selecting an input capacitor, be sure to select a voltage rating at least 20% greater than the maximum voltage of the input supply and a temperature rating above the system requirements. X5R or X7R series ceramic capacitors are most often selected due to their small size, low cost, surge current capability and high RMS current ratings over a wide temperature and voltage range. Systems that are powered by a wall adapter or other long and therefore inductive cabling may be susceptible to significant inductive ringing at the input to the device. In these cases, consider adding some bulk capacitance like electrolytic, tantalum or polymer type capacitors. Using a combination of bulk capacitors (to reduce overshoot or ringing) in parallel with ceramic capacitors (to meet the RMS current requirements) is helpful in these cases.

Consider the RMS current rating of the input capacitor, paralleling additional capacitors if required, to meet the calculated RMS ripple current,

$$I_{\text{CIN}_{\text{RMS}}} = I_{\text{OUT}} \times \sqrt{D \times (1-D)}$$

The worst-case condition occurs at D = 0.5, then

$$I_{\text{CIN}_\text{RMS,MAX}} = \frac{I_{\text{OUT}}}{2}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose an appropriate input capacitor that meets the specification.

Given the very low ESR and ESL of ceramic capacitors, the input voltage ripple can be estimated by

$$V_{\text{CIN_RIPPLE,CAP}} = \frac{I_{\text{OUT}}}{f_{\text{SW}} \times C_{\text{IN}}} \times D \times (1-D)$$

The worst-case condition occurs at D = 0.5, then

$$V_{\text{CIN_RIPPLE, CAP, MAX}} {=} \frac{I_{\text{out}}}{4 {\times} f_{\text{SW}} {\times} C_{\text{IN}}}$$

The capacitance value is less important than the RMS current rating. In most applications two 10μ F and one 100nF X7R capacitors are sufficient. Place the ceramic input capacitors as close to the device VIN and PGND pin as possible, with the 100nF capacitor being the closest.

Inductor Selection

The inductor is necessary to supply constant current to the output load while being driven by the switched input voltage.

Instant-PWM[™] operates well over a wide range of inductor values. This flexibility allows for optimization to find the best trade-off of efficiency, cost, and size for a particular application. Selecting a low inductor value will help reduce size and cost, and enhance transient response, but will increase peak inductor ripple current, reducing efficiency and increasing output voltage ripple. The low DC resistance (DCR) of these low-value inductors may help reduce DC losses and increase efficiency. Higher inductor values tend to have higher DCR and will slow transient response.

A reasonable compromise between size, efficiency, and transient response can be determined by selecting a ripple current (ΔI_L) approximately 20–50% of the desired full output load current. Start calculating the approximate inductor value by selecting the input and output voltages, the operating frequency (f_{SW}), the maximum output current (I_{OUT,MAX}), and estimated ΔI_L as a percentage of that current:

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

Use this inductance value to determine the actual inductor ripple current (ΔI_L) and required peak-current inductor current $I_{L,PEAK}$.

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L_{1}}$$
$$I_{L,PEAK} = I_{OUT,MAX} \times \frac{\Delta I_{L}}{2}$$

Select an inductor with a saturation current and thermal rating in excess of $I_{L,PEAK}$. If FCCM light-load operation is selected, make sure the inductor value is high enough to avoid the reverse-current limit being triggered during a steady state if the load current is zero.



Inductor Design Example

Consider a typical design for a device providing $0.6V_{OUT}$ at 6A from $1.2V_{IN}$, operating at 600kHz and using a target inductor ripple current (ΔI_L) of 50%, or 3A. Determine the approximate inductance value at first:

$$L_1 = \frac{0.6V \times (1.2V - 0.6V)}{1.2V \times 600 \text{kHz} \times 3A} = 0.17 \mu \text{H}$$

Next, select the nearest standard inductance value, in this case 0.25μ H, and calculate the resulting inductor ripple current (Δ I_L):

$$\Delta I_{L} = \frac{0.6V \times (1.2V - 0.6V)}{1.2V \times 600 \text{ kHz} \times 0.25 \mu \text{ H}} = 2\text{ A}$$
$$I_{L,\text{PEAK}} = 6\text{ A} + 2\text{ A}/2 = 7\text{ A}$$

The resulting 2A ripple current is approximately 33.3% (2A/6A), well within the 20%–50% target.

$$I_{L,PEAK,RVS} = 2A/2 = 1A < I_{LIM,RVS}$$

Finally, select an available inductor with a saturation current higher than the resulting $I_{L,PEAK}$ of 7A.

Output Capacitor Selection

Instant-PWM provides excellent performance with a wide variety of output capacitor types. Ceramic and POS types are most often selected due to their small size and low cost. Total capacitance is determined by the transient response and output voltage ripple requirements of the system.

Output Ripple

Output voltage ripple at the switching frequency is caused by the inductor current ripple (ΔI_L) on the output capacitor's ESR (ESR ripple) as well as the stored charge (capacitive ripple). When considering total ripple, both should be considered.

$$\begin{split} V_{\text{RIPPLE,ESR}} &= \Delta I_{\text{L}} \times \text{ESR} \\ V_{\text{RIPPLE,CAP}} &= \frac{\Delta I_{\text{L}}}{8 \times C_{\text{OUT}} \times f_{\text{SW}}} \end{split}$$

Consider a typical application with $\Delta I_{L} = 2A$ using six 47µF ceramic capacitors, each with an ESR of approximately 5m Ω for a parallel total of 282µF and 0.8m Ω ESR.

$$V_{\text{RIPPLE},\text{ESR}} = 2A \times 0.8 \text{m}\Omega = 1.6 \text{mV}$$

$$V_{\text{RIPPLE,CAP}} = \frac{2A}{8 \times 282 \mu F \times 600 kHz} = 1.5 mV$$

SY26056

Total ripple = 3.1mV. The actual capacitive ripple may be higher than the calculated value because the capacitance decreases with the voltage on the capacitor.

Output Transient Undershoot/Overshoot

If very fast load transients must be supported, consider the effect of the output capacitor on the output transient undershoot and overshoot. Instant-PWM responds quickly to changing load conditions, but some considerations are still required, especially when using small ceramic capacitors. These capacitors have low capacitance, which results in insufficient stored energy for load transients. Output-transient undershoot and overshoot have two causes: voltage changes caused by the ESR of the output capacitors and voltage changes caused by the output capacitance and inductor current slew rate.

ESR undershoot or overshoot may be calculated as $V_{ESR} = \Delta I_{OUT} \times ESR$. Using the ceramic capacitor example above and a fast load transient of ±3A, $V_{ESR} = \pm 3A \times 0.8m\Omega = \pm 2.4mV$.

Capacitive undershoot (load increasing) is a function of the output capacitance, load step, inductor value, inputoutput voltage difference, and maximum duty factor. During a fast load transient, the maximum duty factor of Instant-PWM is a function of t_{ON} and the minimum t_{OFF} as the control scheme is designed to rapidly ramp the inductor current by grouping together many t_{ON} pulses in this case. The maximum duty factor D_{MAX} may be calculated as follows:

$$D_{_{MAX}} = \frac{t_{_{ON}}}{t_{_{ON}} + t_{_{OFF,MIN}}}$$

Given this, the capacitive undershoot may be calculated as follows:

$$V_{\text{UNDERSHOOT, CAP}} = -\frac{L_1 \times \Delta I_{\text{OUT}}^2}{2 \times C_{\text{OUT}} \times (V_{\text{IN,MIN}} \times D_{\text{MAX}} - V_{\text{OUT}})}$$

Consider a 3A load increase using the ceramic capacitors selected above when $V_{\rm IN}$ = 1.2V. At $V_{\rm OUT}$ = 0.6V, the result is $t_{\rm ON}$ = 830ns, $t_{\rm OFF,MIN}$ = 260ns, $D_{\rm MAX}$ = 830 / (830 + 260) = 0.76 and

$$V_{\text{UNDERSHOOT,CAP}} = \frac{0.25 \mu \text{H} \times (3\text{A})^2}{2 \times 282 \mu \text{F} \times (1.2 \text{V} \times 0.76 - 0.6 \text{V})} = 12.8 \text{mV}$$

Capacitive overshoot (load decreasing) is a function of the output capacitance, the inductor value and the output voltage.

DS_SY26056A Rev. 1.0 © 2021 Silergy Corp. Silergy Corp. Confidential - Prepared for Customer Use Only



$$V_{\text{overshoot, CAP}} = \frac{L_{1} \times \Delta I_{\text{out}}^{2}}{2 \times C_{\text{out}} \times V_{\text{out}}}$$

Consider a 3A load decrease using the ceramic capacitors specified above. At $V_{OUT} = 0.6V$ the result is

$$V_{\text{OVERSHOOT,CAP}} = \frac{0.25 \mu H \times (3A)^2}{2 \times 282 \mu F \times 0.6V} = 6.6 m V$$

Combine the ESR and capacitive undershoot and overshoot to calculate the total overshoot and undershoot for a given application.

Loop Compensation Considerations:

The SY26056 uses a transconductance amplifier for the error amplifier and supports a commonly used frequency compensation circuit. The compensation circuit is shown in Figure 16. The Type 2 circuit is normally implemented in high-bandwidth power supply designs using low-ESR output capacitors.



Figure 16. Loop Compensation Circuit

The design guidelines for the SY26056 loop compensation are as follows:

$$\frac{V_{\text{COMP}}}{I_{\text{COMP}}} = \frac{\left(1 + s \times Rc \times Cc\right)}{s \times Cc}$$

The R_c and C_c introduce a zero to the loop compensation. Increasing R_c will increase the bandwidth, while increasing C_c will decrease the bandwidth. With higher bandwidth, the IC will achieve faster dynamic response speed. However, the higher bandwidth will bring a lower stability margin. It is therefore a tradeoff for dynamic response and stability margin when selecting R_c and C_c. In addition, placing a capacitor (C_{c1}, with a much lower capacitance compared to C_c) between COMP and GND is recommended to reject high-frequency noise.

Thermal Design Considerations

The maximum power dissipation depends on multiple factors: PCB layout, IC package thermal resistance, local airflow, and the junction temperature relative to ambient. The maximum power dissipation may be calculated as:

$$P_{D,MAX} = \frac{(T_{J,MAX} - T_A)}{\theta_{JA}}$$

Where, $T_{J,MAX}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction-to-ambient thermal resistance.

To comply with the recommended operating conditions, the maximum junction temperature is 125°C. The junction to ambient thermal resistance θ_{JA} is layout dependent. For the QFN3.5x4-20 package the thermal resistance θ_{JA} is 30.5°C /W when measured on a standard Silergy four-layer thermal test board. These standard thermal test layouts have a very large area with long 2oz. copper traces connected to each IC pin and large, unbroken 1oz. internal power and ground planes.

To meet the performance of the standard thermal test board in a typical evaluation board area, wide copper traces are required well-connected to the IC's backside pads leading to exposed copper areas on the component side of the board as well as good thermal vias from the exposed pad connecting to a wide middle-layer ground plane, and perhaps, to an exposed copper area on the board's solder side.

The maximum power dissipation at $T_A = 25^{\circ}C$ may be calculated using the following formula:

$$P_{D,MAX} = \frac{(125^{\circ}C - 25^{\circ}C)}{(30.5^{\circ}C/W)} = 3.2W$$

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J,MAX}$ and thermal resistance θ_{JA} . Use the derating curve in Figure 12 below to calculate the effect of rising ambient temperature on the maximum power dissipation.

Maximum Power Derating Curve

Figure 17. Maximum Power Derating Curve



Application Schematic (Vout = 0.6V)



BOM List

Designator	Description	Part Number	Manufacturer
C _{IN1}	22µF/16V, X5R,1206	C3216X5R1C226K	TDK
C _{IN2}	0.1µF/50V, X7R, 0603	C1608X7R1H104K	TDK
Cout	47µF/6.3V, X5R,1206	C3216X5R0J476M	TDK
CREF	1µF/16V, X7R,0603	C1608X7R1C105K	TDK
CBS	100nF/50V, X7R,0603	C1608X7R1H104K	TDK
C _{V5IN}	2.2µF/16V, Y5V,0805	C1608Y5V1C225Z	TDK
Cc	2.2nF/50V, C0G,0603	C1608C0G1H222J	TDK
CL	10nF/50V, X7R,0603	C1608X7R1H103K	TDK
L ₁	0.25µH	SPM6530T-R25	TDK
RH	100kΩ, 1%, 0603		
R∟	100kΩ, 1%, 0603		
R _{PG}	10kΩ, 1%, 0603		
RMODE	47kΩ, 1%, 0603		
Rc	2kΩ, 1%, 0603		
C _{C1}	NC		



Layout Design

Follow these PCB layout guidelines for optimal performance and thermal dissipation.

- Place the major MLCC capacitors (C_{IN}, C_{OUT}) on the same layer as the device.
- Place the input capacitors as close as possible to the V_{IN} and GND pins, minimizing the loop formed by these connections. Avoid using direct vias in the power trace between the input capacitors and V_{IN}, PGND to reduce parasitic inductance.
- Use a Kelvin connection between SGND and PGND.
- Use a Kelvin connection between the feedback sampling point and C_{OUT} (rather than connecting it to the inductor output terminal).
- Guarantee the C_{OUT} negative sides are connected with PGND pin by wide copper traces instead of vias, in order to achieve better accuracy and stability of output voltage.
- The LX connection has large voltage swings and fast edges, and can easily radiate noise to adjacent components. Keep its area small to prevent excessive EMI, while providing wide copper traces to minimize parasitic resistance and inductance. Keep sensitive components away from the switching node or provide

ground traces between them for shielding, to prevent stray capacitive noise pickup.

- Place the BS capacitor on the same layer as the device; keep the BS voltage path (BS, LX, and C_{BS}) as short as possible.
- Provide dedicated wide copper traces for the powerpath ground between the IC and the input and output capacitor grounds, rather than connecting each of these individually to an internal ground plane.
- Connect the exposed PGND pad to a large copper area and place several PGND vias on it for heat sinking and noise minimization.
- A four-layer layout is strongly recommended to achieve better thermal performance. For example, an 8.5cm × 8.5cm four-layer PCB with 2oz copper.
- Keep the high current traces (V_{IN}, PGND, LX, and V_{OUT} traces) as short and wide as possible.
- Provide large copper areas for V_{IN} and PGND on the top and bottom layers, and maximize their size. Middle1 layer should be used as the GND plane layer for conducting heat and shielding the Middle2 layer signal lines from top-layer crosstalk. Place signal lines on the Middle2 layer instead of the other layers to reduce any cuts in the GND planes on the other layers.



Figure 18. Suggested PCB Layout



-3.90 - 4.10

-0.65-0.85

0-0.05

-0.30-0.50







Bottom view

2.00 - 2.20





-0.203 Ref

Recommended PCB layout

(reference only)

Note: All dimensions are in millimeters and exclude mold flash and metal burr.



Taping and Reel Specification

QFN3.5×4 Package Orientation



Carrier tape and reel specification for packages



Package	Tape width	Pocket	Reel size	Trailer	Leader length	Qty per
type	(mm)	pitch(mm)	(Inch)	length(mm)	(mm)	reel
QFN3.5×4	12	8	13"	400	400	

Others: NA



Revision History

The revision history provided is for informational purposes only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Sep.26, 2021	Revision 0.9	Initial Release
Sep.26, 2022	Revision 1.0	Production Release



IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

©2021 Silergy Corp.

All Rights Reserved.