

## STW43NM60ND

N-channel 600 V - 0.075 Ω - 35 A - TO-247 FDmesh<sup>™</sup> Power MOSFET (with fast diode)


**Preliminary Data** 

#### **Features**

www.datasheet4u.com

Туре	V <sub>DSS</sub> @ T <sub>JMAX</sub>	R <sub>DS(on)</sub> max	I <sub>D</sub>
STW43NM60ND	650 V	< 0.095 Ω	35 A

- The worldwide best R<sub>DS(on)</sub>\*area amongst the fast recovery diode devices
- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance
- Extremely high dv/dt and avalanche capabilities.



#### **Application**

Switching applications

#### Description

The FDmesh™ II series belongs to the second generation of MDmesh™ technology. This revolutionary Power MOSFET associates a new vertical structure to the company's strip layout and associates all advantages of reduced onresistance and fast switching with an intrinsic fast-recovery body diode.It is therefore strongly recommended for bridge topologies, in particular ZVS phase-shift converters.

Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STW43NM60NDD	43NM60ND	TO-247	Tube

February 2008 Rev 1 1/9

Electrical ratings STW43NM60ND

# 1 Electrical ratings

www.datasheet4u.com

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage (V <sub>GS</sub> = 0)	600	V
V <sub>GS</sub>	Gate- source voltage	± 25	V
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 25 °C	35	Α
I <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	22.05	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	140	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	255	W
dv/dt (2)	Peak diode recovery voltage slope	40	V/ns
T <sub>stg</sub>	Storage temperature	-55 to 150	°C
Tj	Max. operating junction temperature	150	°C

<sup>1.</sup> Pulse width limited by safe operating area

Table 3. Thermal data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case max	0.49	°C/W
Rthj-amb	Thermal resistance junction-ambient max	50	°C/W
T <sub>I</sub>	Maximum lead temperature for soldering purpose	300	°C

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AS</sub>	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	Tbd	А
E <sub>AS</sub>	Single pulse avalanche energy (starting T <sub>J</sub> =25 °C, I <sub>D</sub> =I <sub>AS</sub> , V <sub>DD</sub> =50 V)	Tbd	mJ

<sup>2.</sup>  $I_{SD} \leq$  35 A, di/dt  $\leq$  600 A/ $\mu$ s,  $V_{DD}$  = 80%  $V_{(BR)DSS}$ 

## 2 Electrical characteristics

www.datasheet4u.com

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

Table 5. On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	600			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max rating V <sub>DS</sub> = Max rating, @125 °C			1 100	μ <b>Α</b> μ <b>Α</b>
I <sub>GSS</sub>	Gate-body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	3	4	5	٧
R <sub>DS(on)</sub>	Static drain-source on resistance	$V_{GS} = 10 \text{ V}, I_D = 17.5 \text{ A}$		0.075	0.095	Ω

Table 6. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> =15 V <sub>,</sub> I <sub>D</sub> = 17.5 A		Tbd		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input capacitance Output capacitance Reverse transfer capacitance	$V_{DS} = 50 \text{ V, f} = 1 \text{ MHz,}$ $V_{GS} = 0$		4102 223 20		pF pF pF
Coss eq. (2)	Equivalent output capacitance	V <sub>GS</sub> = 0, V <sub>DS</sub> = 0 to 480 V		Tbd		pF
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total gate charge Gate-source charge Gate-drain charge	$V_{DD}$ = 480 V, $I_{D}$ = 35 A, $V_{GS}$ = 10 V, (see Figure 3)		137 Tbd Tbd		nC nC nC
R <sub>g</sub>	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level = 20 mV open drain		1.4		Ω

<sup>1.</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %

Table 7. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$t_{d(on)} \ t_{r} \ t_{d(off)} \ t_{f}$	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD}$ = 300 V, $I_{D}$ = 35 A $R_{G}$ = 4.7 $\Omega$ $V_{GS}$ = 10 V (see Figure 2)		Tbd Tbd Tbd Tbd		ns ns ns ns

577

<sup>2.</sup>  $C_{oss\ eq.}$  is defined as a constant equivalent capacitance giving the same charging time as  $C_{oss}$  when  $V_{DS}$  increases from 0 to 80%  $V_{DS}$ 

Electrical characteristics STW43NM60ND

Table 8. Source drain diode

www.datasheet4u.com

Symbol	Parameter	Test conditions	Min	Тур.	Max	Unit
I <sub>SD</sub>	Source-drain current				35	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				140	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	$I_{SD} = 35 \text{ A}, V_{GS} = 0$			1.3	٧
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 35 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		Tbd		ns
$Q_{rr}$	Reverse recovery charge	V <sub>DD</sub> = 100 V		Tbd		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 4)		Tbd		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 35 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$		Tbd		ns
$Q_{rr}$	Reverse recovery charge	$V_{DD} = 100 \text{ V}, T_j = 150 ^{\circ}\text{C}$		Tbd		μC
I <sub>RRM</sub>	Reverse recovery current	(see Figure 4)		Tbd		Α

<sup>1.</sup> Pulse width limited by safe operating area

<sup>2.</sup> Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %

STW43NM60ND Test circuit

#### 3 Test circuit

Figure 2. Switching times test circuit for resistive load

Figure 3. Gate charge test circuit




Figure 4. Test circuit for inductive load switching and diode recovery times

Figure 5. Unclamped Inductive load test circuit





Figure 6. Unclamped inductive waveform

Figure 7. Switching time waveform



47/

## 4 Package mechanical data

www.datasheet4u.com


In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: <a href="https://www.st.com">www.st.com</a>

577

www.datasheet4u.com

#### **TO-247 Mechanical data**

Dim.		mm.	
Diiii.	Min.	Тур	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
E	15.45		15.75
е		5.45	
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
øΡ	3.55		3.65
øR	4.50		5.50
S		5.50	



Revision history STW43NM60ND

# 5 Revision history

www.datasheet4u.com

Table 9. Document revision history

Date	Revision	Changes
06-Feb-2008	1	First release

www.datasheet4u.com

#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



9/9