


## STL5NK65Z

# N-CHANNEL 650V - 1.5 $\Omega$ - 4.2A PowerFLAT<sup>TM</sup> Zener-Protected SuperMESH<sup>TM</sup>Power MOSFET

PRELIMINARY DATA

TYPE	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub> (1)	<b>Pw</b> (1)
STLNK65Z	650 V	< 1.8 Ω	4.2 A	75 W

- TYPICAL  $R_{DS}(on) = 1.5 \Omega$
- EXTREMELY HIGH dv/dt CAPABILITY
- IMPROVED ESD CAPABILITY
- 100% AVALANCHE RATED
- GATE CHARGE MINIMIZED
- VERY LOW INTRINSIC CAPACITANCES
- VERY GOOD MANUFACTURING REPEATIBILITY




#### **DESCRIPTION**

The SuperMESH™ series is obtained through an extreme optimization of ST's well established strip-based PowerMESH™ layout. In addition to pushing on-resistance significantly down, special care is taken to ensure a very good dv/dt capability for the most demanding applications. Such series complements ST full range of high voltage MOSFETs including revolutionary MDmesh™ products.

#### **APPLICATIONS**

- LIGHTING
- IDEAL FOR OFF-LINE POWER SUPPLIES, ADAPTORS AND PFC



#### **ORDERING INFORMATION**

SALES TYPE	MARKING	PACKAGE	PACKAGING
STL5NK65Z	L5NK65Z	PowerFLAT™ (5x5)	TAPE & REEL

April 2002 1/6

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	650	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS} = 20 \text{ k}\Omega$ )	650	V
V <sub>GS</sub>	Gate- source Voltage	± 30	V
I <sub>D</sub> (2)	Drain Current (continuous) at $T_C = 25^{\circ}C$ (Steady State) Drain Current (continuous) at $T_C = 100^{\circ}C$	0.76 0.48	A A
I <sub>DM</sub> (2)	Drain Current (pulsed)	3	Α
P <sub>TOT</sub> (2)	Total Dissipation at T <sub>C</sub> = 25°C (Steady State)	2.5	W
P <sub>TOT</sub> (1)	Total Dissipation at T <sub>C</sub> = 25°C (Steady State)	75	W
	Derating Factor (2)	0.02	W/°C
dv/dt (4)	Peak Diode Recovery voltage slope	4.5	V/ns
T <sub>stg</sub>	Storage Temperature	-55 to 150	°C
Tj	Max. Operating Junction Temperature	-33 to 130	

#### THERMAL DATA

Symbol Parameter		Max.	Unit
Rthj-F	Thermal Resistance Junction-Foot (Drain)	1.67	°C/W
Rthj-amb (2)	Thermal Resistance Junction-ambient	50	°C/W

- Note: 1. The value is rated according to R<sub>thj-F</sub>.
  2. When Mounted on FR-4 Board of 1inch<sup>2</sup>, 2 oz Cu
  3. Pulse width limited by safe operating area

  - 4.  $I_{SD}$ <4.2A, di/dt<300A/ $\mu$ s,  $V_{DD}$ < $V_{(BR)DSS}$ ,  $T_{J}$ < $T_{JMAX}$

#### **AVALANCHE CHARACTERISTICS**

Symbol	Parameter	Max Value	Unit
I <sub>AR</sub>	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by $T_j$ max)	4.2	А
E <sub>AS</sub>	Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	190	mJ

#### **GATE-SOURCE ZENER DIODE**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
BV <sub>GSO</sub>	Gate-Source Breakdown Voltage	Igs=± 1mA (Open Drain)	30			V

#### PROTECTION FEATURES OF GATE-TO-SOURCE ZENER DIODES

The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device's ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to souce. In this respect the Zener voltage is appropriate to achieve an efficient and costeffective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

2/6

## **ELECTRICAL CHARACTERISTICS** (TCASE =25°C UNLESS OTHERWISE SPECIFIED) ON/OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0$	650			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating, $T_{C}$ = 125 °C			1 50	μA μA
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ± 20V			±10	μΑ
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 50\mu A$	3	3.75	4.5	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 2.1 A		1.5	1.8	Ω

#### **DYNAMIC**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (1)	Forward Transconductance	V <sub>DS</sub> = 10 V <sub>,</sub> I <sub>D</sub> = 2.1 A		5		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25V$ , $f = 1$ MHz, $V_{GS} = 0$		680 80 17		pF pF pF
Coss eq. (3)	Equivalent Output Capacitance	V <sub>GS</sub> = 0V, V <sub>DS</sub> = 0V to 480 V		98		pF
R <sub>G</sub>	Gate Input Resistance	f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain		4		Ω

### SWITCHING

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>f</sub> t <sub>d(off)</sub> t <sub>f</sub>	Turn-on Delay Time Fall Time Turn-off Delay Time Fall Time	$V_{DD}$ = 325 V, $I_{D}$ = 2.1 A R <sub>G</sub> = 4.7 $\Omega$ V <sub>GS</sub> = 10 V (Resistive Load see, Figure 3)		20 15 140 40		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{DD} = 520V$ , $I_{D} = 4.2 A$ , $V_{GS} = 10V$		25 4.4 13.7	35	nC nC nC

#### SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (2)	Source-drain Current Source-drain Current (pulsed)				0.76 3	A A
V <sub>SD</sub> (1)	Forward On Voltage	$I_{SD} = 0.76 \text{ A}, V_{GS} = 0$			1.6	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	$I_{SD} = 4.2$ A, di/dt = 100A/ $\mu$ s $V_{DD} = 100$ V, $T_j = 150$ °C (see test circuit, Figure 5)		375 1.76 10		ns µC A

Note: 1. Pulsed: Pulse duration = 300  $\mu$ s, duty cycle 1.5 %.

**A**7/.

Pulse width limited by safe operating area.
 Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.

Fig. 1: Unclamped Inductive Load Test Circuit




Fig. 3: Switching Times Test Circuit For Resistive Load




Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times




Fig. 2: Unclamped Inductive Waveform





Fig. 4: Gate Charge test Circuit




4/6

5/6

## PowerFLAT™(5x5) MECHANICAL DATA

DIM		mm.			inch	
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
А		0.90	1.00		0.035	0.039
A1		0.02	0.05		0.001	0.002
b	0.43	0.51	0.58	0.017	0.020	0.023
С	0.64	0.71	0.79	0.025	0.028	0.031
D		5.00			0.197	
E		5.00			0.197	
E2	2.49	2.57	2.64	0.098	0.101	0.104
е		1.27			0.050	



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

**477**. 6/6