STL260N4F7



N-channel 40 V, 0.9 mΩ typ., 120 A, STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - preliminary data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)max}	I _D
STL260N4F7	40 V	1.1 mΩ	120 A

- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packaging
STL260N4F7	260N4F7	PowerFLAT™ 5x6	Tape and reel

June 2016 DocID028217 Rev 3 1/14

Contents STL260N4F7

Contents

1	Electrical ratings				
2	Electric	al characteristics	4		
	2.1	Electrical characteristics (curves)	6		
3	Test cir	cuits	8		
4	Packag	e information	9		
	4.1	PowerFLAT™ 5x6 type C package information	9		
	4.2	PowerFLAT™ 5x6 type C packing information	11		
5	Revisio	n history	13		

STL260N4F7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	40	V	
V_{GS}	Gate-source voltage	±20	V	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	120	Α	
I _D ⁽¹⁾	Drain current (continuous) at T _C = 100 °C	120	Α	
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	480	Α	
I _D (3)	Drain current (continuous) at T _{pcb} = 25 °C	50	Α	
I _D (3)	Drain current (continuous) at T _{pcb} = 100 °C	35	Α	
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed) 200			
P _{TOT} ⁽¹⁾	Total dissipation at T _C = 25 °C 188		W	
P _{TOT} (3)	Total dissipation at T _{pcb} = 25 °C 4.8		W	
T _{stg}	Storage temperature range	FF to 17F	°C	
Tj	Operating junction temperature range	-55 to 175 °C		

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.8	°C/W
R _{thj-pcb} ⁽¹⁾	R _{thj-pcb} ⁽¹⁾ Thermal resistance junction-pcb		°C/W

Notes:

 $[\]ensuremath{^{(1)}}\xspace$ This value is rated according to $R_{thj\text{-case}}$ and limited by package.

⁽²⁾Pulse width limited by safe operating area.

 $[\]ensuremath{^{(3)}}\xspace$ This value is rated according to $R_{thj\text{-pcb}}.$

 $^{^{(1)}}$ When mounted on FR-4 board of 1 inch², 2 oz Cu, t <10 s.

Electrical characteristics STL260N4F7

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	40			V
I _{DSS}	Zero gate voltage drain current	V _{GS} = 0 V, V _{DS} = 40 V			1	μΑ
I _{GSS}	Gate-body leakage current	$ V_{DS} = 0 V, V_{GS} = 20 V $			100	nA
V _{GS(th)}	Gate threshold voltage $V_{DS} = V_{GS}$, $I_D = 250 \mu A$ 2		4	V		
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 24 A		0.9	1.1	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	5600		pF
Coss	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{MHz},$ $V_{GS} = 0 \text{ V}$ vacitance		2400	ı	pF
C_{rss}	Reverse transfer capacitance			35		pF
Qg	Total gate charge $V_{DD} = 20 \text{ V}, I_D = 48 \text{ A},$		-	67	1	nC
Qgs	Gate-source charge V _{GS} = 10 V		-	31	•	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	9		nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20 \text{ V}, I_D = 48 \text{ A},$	-	30	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	21	-	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for resistive load	-	42	-	ns
t _f	Fall time	switching times" and Figure 18: "Switching time waveform")	-	13	-	ns

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 48 A, V _{GS} = 0	ı		1.2	V
t _{rr}	Reverse recovery time	I _D = 48 A, di/dt = 100 A/μs	ı	68		ns
Qrr	Reverse recovery charge	V _{DD} = 32 V (see Figure 15: "Test circuit	1	98		nC
I _{RRM}	Reverse recovery current	for inductive load switching and diode recovery times")	-	2.9		Α

Notes:

 $^{^{(1)}}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

2.2 Electrical characteristics (curves)




Figure 4: Output characteristics

GIPG1012150D48A1LOCH

(A)

V GS= 6 V

V GS= 7, 8, 9, 10 V


V GS= 5.5 V


V GS= 5.5 V


V GS= 5 V

O

1 2 3 4 5 V DS(V)







STL260N4F7 Electrical characteristics


Figure 9: Normalized on-resistance vs temperature


R_{DS(on)} GIPG1012150D48A1LRON

1.6 V_{GS} = 10 V

1.4 1.2 1.0 0.8 0.6 -75 -25 25 75 125 T_j (°C)

Figure 10: Normalized V_{(BR)DSS} vs temperature $V_{\text{(BR)DSS}}$ (norm.) $I_D = 250 \ \mu\text{A}$ 1.04 1.00 0.96 0.92 -75 -25 25 75 125 $T_j (^{\circ}\text{C})$





Test circuits STL260N4F7

3 Test circuits

Figure 13: Test circuit for resistive load switching times







Figure 15: Test circuit for inductive load switching and diode recovery times







STL260N4F7 Package information

Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

PowerFLAT™ 5x6 type C package information 4.1

6 7 8 E_{7} E2 E3 Bottom view D5(x4) e(x6) b(x8) Side view Top view 8231817_typeC_A0ER_Rev14

Figure 19: PowerFLAT™ 5x6 type C package outline

STL260N4F7

Tab	e 8: PowerFLAT™ 5x6 type C package mechanical data

	100.100	
	mm	
Min.	Тур.	Max.
0.80		1.00
0.02		0.05
	0.25	
0.30		0.50
5.80	6.00	6.20
5.00	5.20	5.40
4.15		4.45
4.05	4.20	4.35
4.80	5.00	5.20
0.25	0.40	0.55
0.15	0.30	0.45
	1.27	
5.95	6.15	6.35
3.50		3.70
2.35		2.55
0.40		0.60
0.08		0.28
0.20	0.325	0.45
0.75	0.90	1.05
1.05		1.35
0.725		1.025
0.05	0.15	0.25
0°		12°
	0.80 0.02 0.30 5.80 5.00 4.15 4.05 4.80 0.25 0.15 5.95 3.50 2.35 0.40 0.08 0.20 0.75 1.05 0.725 0.05	0.80 0.02 0.30 5.80 6.00 5.00 5.20 4.15 4.05 4.80 5.00 0.25 0.40 0.15 0.30 1.27 5.95 5.95 6.15 3.50 2.35 0.40 0.08 0.20 0.325 0.75 0.90 1.05 0.725 0.05 0.15

STL260N4F7 Package information

4.60 3.15 -1.90 0.65 (x4)-8231817_FOOTPRINT_simp_Rev_14

Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)

PowerFLAT™ 5x6 type C packing information 4.2

P₂ 2.0±0.1 (1) Po 4.0±0.1 (II) (0.30±0.05) Do Ø1.55±0.05 D1 Ø1.5 MI<u>N</u> F(6.50±0.1)(III) W(12.00±0.3) Ao(6.30±0.1) P1(8.00±0.1) Ko (1.20±0.1) SECTION Y-Y (I) Measured from centerline of sprocket hole to centerline of pocket. Base and bulk quantity 3000 pcs (II) Cumulative tolerance of 10 sprocket holes is $\pm~0.20$. (III)Measured from centerline of sprocket hole to centerline of pocket. 8234350_Tape_rev_C

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)

Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Figure 23: PowerFLAT™ 5x6 reel



STL260N4F7 Revision history

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
10-Aug-2015	1	Initial release.
24-Sep-2015	2	Updated Title. Updated section <i>Electrical characteristics</i> . Minor text changes.
09-Jun-2016	3	Modified: title and features table in cover page Modified: Table 2: "Absolute maximum ratings", Table 4: "On /off states", Table 5: "Dynamic", Table 6: "Switching times" and Table 7: "Source drain diode" Minor text changes

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

