1/10



STKM2000 SERIES

2 μ/2 POLY/2 METAL BiCMOS MIXED ANALOG-DIGITAL STANDARD CELLS

- ADVANCED BICMOS 2 µ/2 POLY/ 2 METAL PROCESS
- TWIN TUB PROCESS
- HIGH LATCH-UP IMMUNITY
- POWER SUPPLY : MAXIMUM RATING : -0.5V TO 12V **OPERATING CONDITIONS: 3V TO 10V**
- MIXED ANALOG DIGITAL LIBRARY : ANALOG BIPOLAR LIBRARY ANALOG CMOS LIBRARY ANALOG BICMOS LIBRARY DIGITAL CMOS LIBRARY
- HIGH PROCESS PERFORMANCES: TRANSITION FREQUENCY, NPN = 6 GHz VERTICAL PNP = 2, 5 GHz DIGITAL CMOS OPERATING FREQUENCY : UP TO 30 MHz
- CAD SOFTWARE SUPPORT: FULLY INTEGRATED A.D.S. (ANALOG DE-SIGN SYSTEM) WITH ANALOG BLOCK GEN-ERATORS, SWITCHED CAPACITOR FILTER COMPILER; DIGITAL FUNCTIONS GENER-ATOR, RAM, ROM, PLA GENERATORS
- AVAILABILITY OF EEPROM DEVICES, ZENER DIODE, SCHOTTKY DIODE

- OPERATING TEMPERATURE RANGE: COMMERCIAL: 0 TO 70°C INDUSTRIAL: -40 TO 85°C MILITARY: -55 TO 125°C
- PACKAGE OPTIONS: **DIL: PLASTIC OR CERAMIC** SMD: SO, PLCC, QFP WAFER OR DIE

ASIC PRODUCTS DESCRIPTION

With the STKM2000 series, SGS-THOMSON Microelectronics introduces the "state of the art" product for analog signal processing, chain from sensor to actuator.

The introduction of new concepts (cells library and CAD) opens the design of analog functions and mixed analog and digital circuits with a safe and powerful approach. This new ASIC approach is the combination of innovative :

- BICMOS process
- Mixed libraries (ANALOG + DIGITAL)
- Generators and compilers
- "User friendly" CAD system
- Customer interface




Figure 1 : The STKM2000 Series, a complete system solution

STKM2000 ARCHITECTURE

Technology

The STKM2000 Series developed by SGS-THOMSON Microelectronics uses an advanced BICMOS silicon gate process with dual polysilicon layers and dual metal layers. This process is optimized to achieve high performance in digital CMOS applications. Depending on the operating supply voltage (10V, or 5V), the CMOS process behaves as an N-WELL technology (respectively with 2 μ gate length or 1.8 μ gate length) with operating speeds up to 30MHz. Thanks to the two metal layers, the digital part of the circuit can reach high gate density with low parasitic capacitances.

For analog functions, the STKM2000 series takes advantage of the bipolar structure:

- very high speed NPN transistor : f_T = 6 GHz
- very high speed vertical PNP : $f_T = 2.5 \text{ GHz}$

This allows high gain - bandwith operational amplifier (50 MHz), low noise input amplifier, short propagation delay comparator, ...

With the same BICMOS process, the analog CMOS performance come from the high density CMOS structure with a double poly layer for accurate capacitors, low consumption CMOS amplifier ($30 \mu A$), CMOS switches, high accuracy switched capacitor filters (up to 100 kHz for center frequency).

STKM2000 cell concepts

SGS-THOMSON Microelectronics has predesigned and precharacterized cells which are selected, placed and interconnected on the chip to implement digital and analog cells having different height and supply voltages. In addition some macrocells are designed as fixed blocks, so called "hard blocks" : filters, A/D and D/A converters; some hard blocks are automatically generated and parametrized from a compiler: S.C. filters, PLA, RAM, ROM...

STKM2000 chip topology

The chip is optimized versus the cell complexity, in a row based structure with different heights.

Peripheral cells surround the internal active chip area to interface with its external environment.

Despite the row based architecture, "hard blocks" can be implemented with efficient floor planning organization.

STKM2000 Cell libraries

SGS-THOMSON Microelectronics introduces the "programmable" library; instead of working with a finite number of cells of the library, the designer has now access to an infinite number of functions.

Defining only some properties, the designer is able to create himself the cells needed for his application. For example, the following electrical parameters are accessible and adjustable:

- gain-bandwith product
- phase margins, frequency compensation
- output buffer current
- biasing currents
- resistor, capacitor fields
- current, source or sink
- adjustable Ron switch resistor
- supply voltage assignment

The analog library is operating in a large voltage range: 3V to 10V.

The basic analog library contains:

- 60 analog CMOS functions
- 25 analog BIPOLAR functions

From single transitor to 12 bits A to D converter (with autocalibration), each setup becomes possible.

The digital CMOS library uses the same flexibility with a complete set of basic digital functions (NAND, NOR, Flip-Flop, ...) and some cell generators:

• register, counter, logic comparator, ... More than 60 digital cells are available.





Figure 2: The STKM2000 Series, a complete system solution

ANALOG LIBRARY

NPN transistor Lateral PNP Substrate PNP Isolated PNP NPN input comparator PNP input comparator N input comparator P input comparator N-MOS transistor P-MOS transistor NPN high-speed amplifier N input CMOS Op-Amp P input CMOS Op-Amp Crystal oscillator RC oscillator Transconductance Power-on reset (with adjustable threshold and hysteresis) Analog multiplexer Voltage to current converter Voltage reference 8 bits, A/D and D/A converters 12 bits A/D and D/A converters

DIGITAL LIBRARY

AND, NAND, OR, NOR, inverter Exclusive OR, NOR D latch Input buffer (TTL/CMOS) Output buffer (TTL/CMOS) Shift register Binary counter Decimal counter Magnitude comparator



CAD SUPPORT: A.D.S. (Analog Design System) SGS-THOMSON Microelectronics has introduced a sophisticated CAD approach to reduce the development leadtime and to increase design flexibility and safety.

Programmable cells in the library are defined as:

- alternative cell or,
- adjustable cell or,
- telescopic cell or,
- parametrisable cell

Some specific parts of the design are automatically handled by an analog design manager, in order to:

- reduce capture errors
- make unexperienced designer's task easier
- improve schematics lisibility
- check electrical design rules (Analog or Digital)

The Analog Design manager takes into account:

- transconductance block generation
- automatic cell biasing
- unconnected pins and power down processing
- multipower supplies processing

Figure 3: Analog Design System (A.D.S.) flow


A major step has been made with the introduction of function generator and compiler approaches to improve design automation and design efficiency.

Operational amplifier generator

From a generic symbol and some properties, several parameters of the amplifier will be adjusted:

- Biasing current which controls major parameters of amplifier (gain-bandwidth, slew rate, power consumption).
- Frequency compensation which allows to adjust and optimize the dynamic parameters versus the capacitive and resistive load.
- Power down capabilities.
- Supply voltage of the cell.

A specific software manages all these properties and automatically updates all libraries included in the design flow: macro models and transistor level models, footprint, GDS2 layout, LVS netlist.







Filter compiler

From the template defined at the beginning up to the complete layout, the software handles automatically the filter synthesis and the layout compilation:

- evaluation/mathematical analysis
- switched capacitor synthesis
- simulation
- Monte-Carlo analysis
- layout generation

Any kind of filters is available from 2nd up to 12th order.

Digital cell generator

For a set of basic digital cells, the user has access to generators which handle the netlists and interface with the layout tools. The schematic capture uses a block which is programmable according to the required complexity.

The generator creates a "so-called" soft macrocell taking into account the complete netlist:

- counters
- shift registers
- magnitude comparators, ...

A part from the software automation, the A.D.S. CAD tool works around standard softwares.

The CAD approach is compatible with both approaches:

- VAX_{TM}/VMS operating system
- SUN_{TM}/UNIX operating system

| | VAX _{TM} | SUN _{TM} |
|----------------------|-------------------------------|-------------------------------|
| Schematic capture | CASS | EDGE |
| | (SILVAR LISCOтм) | (CADENCETM) |
| Logic simulation | HILO 3 | MOZART |
| | (GENRAD _{TM}) | (SGS-THOMSON) |
| Analog simulation | ST-SPICE | ST-SPICE |
| | (SGS-THOMSON) | (SGS-THOMSON) |
| Top level simulation | SABER | SABER |
| | (ANALOGY _{TM}) | (ANALOGY _{TM}) |
| Layout | CALMP | |
| 24,04 | (SILVAR LISCO _{TM}) | EDGE (CADENCE _{TM}) |
| DRC - LVS | DRACULA | EDGE |
| | (CADENCE _{TM}) | (CADENCE _{TM}) |



STKM2000 SERIES

www.DataSheet4U.com

Customer design interface

SGS-THOMSON Micorelectronics has developed several interfaces for customers giving them easy and flexible design approaches for STKM2000.

Users can access Analog Design System (A.D.S.):

- via SGS-THOMSON design centers
- via SGS-THOMSON associated design centers
- via CAE workstations

CAE worstation capabilities are under development on:

- Dazix System
- Mentor Graphics
- Sun

In that case, direct interfaces will be offered in order to make design implementation with A.D.S. (layout and test generations).

According to these design possibilities, SGS- THOMSON defines 3 main interfaces.

Figure 4 outlines these interfaces. Each interface details the responsibilities of customer and SGS-THOMSON during circuit development flow.

| | Interface 2 | Interface 3 | Interface 4 |
|----------------------|-----------------------|---------------------------------|-------------|
| Responsibility level | Breadboard schematics | Simulated schematics Layout tap | |
| Circuit definition | Ctm | | |
| Schematics | | Ctm | Ctm |
| Simulations | ST | | |
| Layout | | ST | |
| Final control | ST + Ctm | ST + Ctm | ST + Ctm |
| Prototyping phase | ST | ST | ST |

Figure 4: SGS-THOMSON - CUSTOMER interfaces



MAXIMUM RATINGS

| Symbol | Parameter | Min | Мах | Unit |
|---------------------------------|-------------------------|-------|-----------------------|------|
| V _{DD} | Supply voltage | - 0.5 | 12.0 | V |
| V _I , V _O | I/O voltage | - 0.5 | V _{DD} + 0.5 | V |
| lı, lo | I/O current | - 40 | + 40 | nA |
| T _{stg} | storage temp. (ceramic) | - 65 | + 150 | °C |
| | storage temp. (plastic) | - 40 | + 125 | °C |

Note 1: Stresses above those under "maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation for the device at these or any other

conditions above indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

Voltage referred to V_{SS}

| Symbol | Parameter | Min | Max | Unit |
|------------------|-------------------------------|------|-------|------|
| V _{DD} | Operating supply voltage | 2.7 | 11 | V |
| T _{amb} | Operating ambient temperature | | | |
| | Military | - 55 | + 125 | °C |
| | Industrial | - 40 | + 85 | °C |
| | Commercial | 0 | + 70 | °C |

DIGITAL LIBRARY AC ELECTRICAL CHARACTERISTICS ABSTRACT

Standard condition = 2 loads + 1 mm of metal interconnect

| Cell code | Description | V_{DD} = 10V \pm 10%, T = 25°C | | | Unit |
|-----------|------------------------------|------------------------------------|------|-------|------|
| Cell Code | Description | TPHL | TPLH | OTHER | Onit |
| IV1 | Standard inverter | 2.26 | 2.01 | | ns |
| ND2 | 2 - input NAND | 1.74 | 2.44 | | ns |
| NR2 | 2 - input NOR | 2.55 | 2.02 | | ns |
| FD1 | D Flip - Flop | | | | |
| | From C to QN | 6.44 | 8.26 | | |
| | TSU | | | 5.00 | |
| | тн | | | 1.75 | ns |
| | тwн | | | 8.25 | |
| | TWL | | | 5.00 | |
| OB11 | CMOS inverting output buffer | | | | |
| | capacitance load = 100 pF | 12.4 | 12.3 | | ns |



DC GENERAL ELECTRICAL CHARACTERISTICS

 V_{DD} = 5V \pm 10% or V_{DD} = 10V \pm 10% (unless otherwise specified)

| Symbol | Parameter | Condition | Min | Тур | Max | Unit |
|------------------|----------------------------------|---------------------------------|--------|-----|--------|------|
| VIH | High level TTL input voltage | $V_{DD}=~5V\pm10\%$ | | | | |
| | | $T^{o} = 0^{o}C / + 70^{o}C$ | 2.0 | | | V |
| | | $T^{o} = -40^{o}C / + 85^{o}C$ | 2.25 | | | V |
| | | $T^{o} = -55^{o}C / + 125^{o}C$ | 2.25 | | | V |
| VIL | Low level TTL input voltage | $V_{DD}=~5V\pm10\%$ | | | 0.8 | V |
| | | all temp. ranges | | | | V |
| VIH | High level CMOS input voltage | | 70%VDD | | | V |
| VIL | Low level CMOS input voltage | | | | 30%VDD | V |
| I _{OZH} | Tristate output leakage current | $V_{O} = V_{DD}$ | | | | |
| | | $T^{o} = 0^{o}C / + 70^{o}C$ | | | 2.5 | μA |
| | | $T^{o} = -40^{o}C / + 85^{o}C$ | | | 5 | μA |
| | | $T^{o} = -55^{o}C / + 125^{o}C$ | | | 10 | μA |
| Iozl | | $V_{O} = V_{SS}$ | | | | μA |
| | | $T^{o} = 0^{o}C / + 70^{o}C$ | - 2.5 | | | μA |
| | | $T^{o} = -40^{o}C / + 85^{o}C$ | - 5.0 | | | μA |
| | | $T^{o} = -55^{o}C / + 125^{o}C$ | - 10.0 | | | μA |
| Iн | High level input leakage current | VO = V _{DD} | | | | |
| | | $T^{o} = 0^{o}C / + 70^{o}C$ | | | 1.0 | μA |
| | | $T^{o} = -40^{o}C / + 85^{o}C$ | | | 3.0 | μA |
| | | $T^{o} = -55^{o}C / + 125^{o}C$ | | | 5.0 | μA |
| ١ _{IL} | Low level input leakage current | VI = V _{SS} | | | | |
| | | $T^{o} = 0^{o}C / + 70^{o}C$ | - 1.0 | | | μA |
| | | $T^{o} = -40^{o}C / + 85^{o}C$ | - 3.0 | | | μA |
| | | $T^{o} = -55^{o}C / + 125^{o}C$ | - 5.0 | | | μΑ |
| lcc | Max admissible current per pin: | | | | | |
| | - analog | | | | ± 20 | mA |
| | - digital | | | | ± 40 | mA |

8/10



| Cell code | Description | Parameters | Min | Тур | Max | Unit |
|-----------|------------------------|---|-----|-----|------|------|
| | | Test conditions | | | | |
| CMP11 | Static CMOS | Propagation delay | | 1 | 1.4 | ms |
| | comparator | (overdrive = 5 mV) | | | | |
| | | Offset | | ± 3 | ± 10 | mV |
| CMP31 | Static BICMOS | Propagation delay | | 90 | 110 | ns |
| | comparator | (overdrive = 5 mV) | | | | |
| | | Offset | | ± 2 | ± 7 | mV |
| CPX11 | Capacitor fields | Unit capacitance | | 0.1 | | pF |
| | | Capacitor value range | 0.1 | | 50 | pF |
| | | Absolute accuracy | | | ± 15 | % |
| | | Matching (capacitor ratio) | | 0.5 | 1.0 | % |
| CPP11 | Monolithic Capacitor | Capacitor range | 1 | | 100 | pF |
| | | Absolute accuracy | | | ± 15 | % |
| RPM/PPM | Resistor/Potentiometer | Resistor value range | 6.5 | | 3000 | KΩ |
| | P-Base | Absolute accuracy | | | ± 20 | % |
| | | Matching | | | ± 1 | % |
| | | Temperature coefficient | | | 0.2 | % |
| | | Voltage coefficient | | | 0.05 | % |
| SWI1 | Analog switch | Elementary switch RON value | | 5 | 25 | KΩ |
| | | Number of switches in parallel | 1 | | 3 | |
| MN11 | Telescopic NMOS | RON value | | 100 | | Ω |
| | transistor | | | | | |
| OPA31 | General purpose | Unity gain bandwidth | | 3.3 | 4.6 | MHz |
| | MOS Operational | Current consumption | | 700 | | μA |
| | amplifier | Phase margin | | | | 0 |
| | | $(C1 = 100 \text{ pF}, R2 = 10 \text{ k}\Omega)$ | | 60 | | |
| | | Offset | | ± 3 | ± 10 | mV |
| OPA41 | Internal bipolar | Unity gain-bandwidth | | 9 | 30 | MHz |
| | Operational Amplifier | current consumption | | 240 | | μA |
| | | Phase margin | | 62 | | 0 |
| | | $(CL = 15 \text{ pF}, RL = 100 \text{k}\Omega)$ | | | | |
| | | Offset | | ± 1 | ± 5 | mV |
| OPA71 | Rail to rail external | Unity gain bandwidth | | 2.3 | | MHz |
| | MOS operational | current consumption | | 360 | | uA |
| | Amplifier | Phase margin | | 80 | | 0 |
| | | $(CL = 100 \text{ pF}, \text{ RL} = 100 \text{ K}\Omega)$ | | | | |
| | | Offset | | ± 3 | ± 10 | mV |
| OTA11 | MOS | Unity gain - bandwidth | | 24 | | MHz |
| | transconductance | (CL = 2 pF) | | | | |
| | amplifier | | | | | |
| POR11 | Programmable Power | Active Level Accuracy | | | ± 5 | % |
| | on Reset | Hysteresis Accuracy | | | ± 5 | % |
| VRF11 | Voltage bandgap | Output voltage accuracy | | | ± 2 | % |
| | reference | Temperature coefficient | | | 100 | ppm |
| | | Current consumption | | 15 | | μΑ |

ANALOG LIBRARY AC ELECTRICAL CHARACTERISTICS ABSTRACT



| Cell code | Description | Parameters | Min | Тур | Max | Unit |
|-----------|---------------------------------|------------------------------|-----|------|-------|-------|
| | • | Test conditions | | | | |
| OSC11 | Programmable crystal oscillator | Frequency | 0.1 | | 20 | MHz |
| OSC41P | RC oscillator | Frequency | 1 | 100 | 800 | KHz |
| | | Stability versus temperature | | 0.01 | | %/°C |
| | | Stability versus voltage | | 0.5 | | % / V |
| OSC31P | One pad I.C oscillator | Frequency | 2 | | 200 | KHz |
| | | Stability versus temperature | | 0.01 | | %/°C |
| | | Stability versus voltage | | 0.5 | | % / V |
| | Filters | Order | 2 | | 12 | |
| | | Center frequency | | | 100 | KHz |
| ADC81 | 8 bit analog to | Conversion time | | | 5 | μs |
| | digital converter | Integral non linearity | | | ± 0.5 | LSB |
| | | Differential non linearity | | | ± 0.5 | LSB |
| DAC81 | 8 bit analog to | Conversion time | | | 1 | μs |
| | digital converter | (CL = 2 pF) | | | | |
| | | Integral non linearity | | | ± 0.5 | LSB |

ANALOG LIBRARY AC ELECTRICAL CHARACTERISTICS ABSTRACT

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsability for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.

SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of SGS-THOMSON Microelectronics.

© 1994 SGS-THOMSON Microelectronics - All rights reserved.

Purchase of I²C Components by SGS-THOMSON Microelectronics conveys a license under the Philips I²C Patent. Rights to use these components in an I²C system is granted provided that the system conforms to the I²C Standard Specification as defined by Philips.

SGS-THOMSON Microelectronics Group of Companies Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands

Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

10/10

