

STH110N7F6-2

N-channel 68 V, 0.0053 Ω typ.,110 A, STripFET™ F6 Power MOSFET in a H²PAK-2 package

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order code	V_{DS}	R _{DS(on)max} .	I _D	P _{TOT}
STH110N7F6-2	68 V	0.0063 Ω	110 A	176 W

- · Very low on-resistance
- Very low gate charge
- · High avalanche ruggedness
- Low gate drive power loss

Applications

· Switching applications

Description

This device is an N-channel Power MOSFET developed using the STripFETTM F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{DS(on)}$ in all packages.

Table 1. Device summary

Order code	Marking	Package	Packing
STH110N7F6-2	110N7F6	H ² PAK-2	Tape and reel

March 2015 DocID026865 Rev 3 1/17

Contents STH110N7F6-2

Contents

1	Electrical ratings
2	Electrical characteristics
	2.1 Electrical characteristics (curves)
3	Test circuits
4	Package information
	4.1 H ² PAK-2 package information
	4.2 Packing information
5	Revision history



STH110N7F6-2 Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	68	V
V _{GS}	Gate- source voltage	±20	V
I _D	Drain current (continuous)	110	Α
I _D	Drain current (continuous) at T _C = 100 °C	80	Α
I _{DM} ⁽¹⁾	Drain current (pulsed) T _C = 25 °C	440	
P _{TOT}	Total dissipation at T _C = 25 °C	176	
E _{AS} ⁽²⁾	Single pulse avalanche energy 185		mJ
T _J	Operating junction temperature	-55 to 175	°C
T _{stg}	Storage temperature	-55 to 175	°C

^{1.} Pulse width is limited by safe operating area

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb max	35	°C/W
R _{thj-case}	Thermal resistance junction-case max	0.85	°C/W

^{1.} When mounted on 1 inch² FR-4 board, 2 oz Cu

^{2.} Starting $T_J = 25$ °C, $I_D = 35$ A, $V_{DD} = 50$ V

Electrical characteristics STH110N7F6-2

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4. On/off-states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0$, $I_D = 1$ mA	68			٧
	Zero gate voltage	V _{GS} = 0, V _{DS} = 68 V			1	μΑ
I _{DSS}	drain current	V _{GS} = 0, V _{DS} = 68 V, T _C = 125 °C			100	μΑ
I _{GSS}	Gate-body leakage current	V _{DS} = 0, V _{GS} = +20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 55 A		0.0053	0.0063	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance			5850		pF
C _{oss}	Output capacitance	$V_{GS} = 0, V_{DS} = 25 \text{ V, f} = 1 \text{ MHz}$		340		pF
C _{rss}	Reverse transfer capacitance		-	240	-	pF
Qg	Total gate charge	V _{DD} = 34 V, I _D = 110 A,		100		nC
Q_{gs}	Gate-source charge	V _{GS} = 10 V		32		nC
Q_{gd}	Gate-drain charge	(see Figure 14)		19		nC

Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time			23		ns
t _r	Rise time	$V_{DD} = 34 \text{ V}, I_{D} = 55 \text{ A},$ $R_{G} = 4.7 \Omega V_{GS} = 10 \text{ V}$		29		ns
t _{d(off)}	Turn-off delay time	$(\text{see } Figure \ 13)$	_	103	-	ns
t _f	Fall time			23		ns

577

4/17 DocID026865 Rev 3

Table 7. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	$V_{GS} = 0$, $I_{SD} = 110 A$	-	-	1.2	V
t _{rr}	Reverse recovery time	440 A 11/16 400 A/	-	31		ns
Q _{rr}	Reverse recovery charge	$I_{SD} = 110 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s}$ $V_{DD} = 54 \text{ V, (see } Figure 15)$	-	39		nC
I _{RRM}	Reverse recovery current	Tobb of the control o	-	2.6		Α

^{1.} Pulsed: pulse duration = $300 \mu s$, duty cycle 1.5%



Electrical characteristics STH110N7F6-2

2.1 Electrical characteristics (curves)






Figure 3. Normalized thermal impedance GIPG031220141310LM δ=0.5 0.2 0.1 0.02 10 $Z_{th} = k R_{thJ-c}$ 0.01 $\delta = t_p / \tau$ Single pulse 10⁻² 10⁻⁵ 10⁻⁴ 10⁻³ 10⁻² tp(s)

Figure 4. Output characteristics GIPG031220141336LM ID(A) Vgs=6,7,8,9,10 V 300 250 5V 200 150 100 50 4V 5 3 4 6








Figure 9. Normalized V_{(BR)DSS} vs temperature

V(BR)DSS
(norm)

1.1

1.05

1


0.95


0.8

-75 -50 -25 0 25 50 75 100125150 TJ(°C)

Figure 10. Normalized gate threshold voltage vs temperature

VGS(th)
(norm)
1.2
1
0.8
0.6
0.4
0.2
-75 -50 -25 0 25 50 75 100 125150 175 TJ(°C)





57/

DocID026865 Rev 3

Test circuits STH110N7F6-2

3 Test circuits

Figure 13. Switching times test circuit for resistive load

Figure 14. Gate charge test circuit




Figure 15. Test circuit for inductive load switching and diode recovery times

Figure 16. Unclamped inductive load test circuit





Figure 17. Unclamped inductive waveform

Figure 18. Switching time waveform



8/17 DocID026865 Rev 3

STH110N7F6-2 Package information

4 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.



Package information STH110N7F6-2

4.1 H²PAK-2 package information





STH110N7F6-2 Package information

Table 8. H²PAK-2 mechanical data

Dim.		mm			
Dim.	Min.	Тур.	Max.		
А	4.30		4.80		
A1	0.03		0.20		
С	1.17		1.37		
е	4.98		5.18		
Е	0.50		0.90		
F	0.78		0.85		
Н	10.00		10.40		
H1	7.40		7.80		
L	15.30	-	15.80		
L1	1.27		1.40		
L2	4.93		5.23		
L3	6.85		7.25		
L4	1.5		1.7		
М	2.6		2.9		
R	0.20		0.60		
V	0°		8°		

Package information STH110N7F6-2




Figure 20. H²PAK-2 recommended footprint (dimensions are in mm)



STH110N7F6-2 Package information

4.2 Packing information

10 pitches cumulative tolerance on tape +/- 0.2 mm

Top cover tape

Bending radius

User direction of feed

Figure 21. Tape outline

AM08852v2

Package information STH110N7F6-2

A Full radius

Tape slot in core for tape start 25 mm min. width

AM08851v2

Figure 22. Reel outline



Table 9. H²PAK-2 tape and reel mechanical data

	Таре			Reel	
	mm	Dim.	mm		
Dim.	Min.	Max.	Diiii.	Min.	Max.
A0	10.5	10.7	Α		330
В0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
Е	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	E	Base quantity 1	
P2	1.9	2.1		Bulk quantity	1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			

Revision history STH110N7F6-2

5 Revision history

Table 10. Document revision history

Date	Revision	Changes
09-Sep-2014	1	Initial release.
05-Dec-2014	2	Updated the title and features. Updated R _{DS(on)} parameter in <i>Table 4</i> and updated <i>Table 7</i> . Inserted section 2.1
30-Mar-2015	3	Document status promoted from preliminary to production data.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved



DocID026865 Rev 3