


## Trench gate field-stop 650 V, 60 A high-speed HB series IGBT die in D7 packing



#### **Features**

- Maximum junction temperature: T<sub>J</sub> = 175 °C
- High speed switching series
- Minimized tail current
- Very low saturation voltage: V<sub>CE(sat)</sub> = 1.65 V (typ) @ I<sub>C</sub> = 60 A
- Safe paralleling
- Tight parameter distribution

### **Applications**

Solar

EGCD

- Welding
- · High frequency converter



#### **Product status link**

STG60H65FBD7

Product summary		
Order code STG60H65FBD7		
V <sub>CE</sub>	6.32 x 4.90 mm	
I <sub>CN</sub>	60 A	
Die size	6.32 x 4.90 mm	
Packing	D7	

## **Description**

This device is an IGBT developed using an advanced proprietary trench gate field-stop structure. The device is part of the new HB series of IGBTs, which represents an optimum compromise between conduction and switching loss to maximize the efficiency of any frequency converter. Furthermore, the slightly positive  $V_{\text{CE}(\text{sat})}$  temperature coefficient and very tight parameter distribution result in safer paralleling operation.



# 1 Mechanical parameters

**Table 1. Mechanical parameters** 

Symbol		Value	Unit
Die size including scribe line		6.32 x 4.90	mm
Wafer size		200	mm
Maximum possible dice p	er wafer	844	dice
Die thickness		70	μm
Front side passivation		Silicon nitrio	le
Emitter pad size	Emitter pad size  Gate pad size		mm
Gate pad size			mm
Front side metallization	composition	AlCu	
From side metaliization	thickness	4.5	μm
Back side metallization	composition	AI/Ti/NiV/A	g
Dack side metallization	thickness	0.80	μm
Die bond  Recommended wire bonding		Electrically conductive glu	e or soft solder
		≤ 500	μm

DS10879 - Rev 3 page 2/10



# 2 Electrical ratings

 $T_J$  = 25 °C unless otherwise specified.

Table 2. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>CES</sub>	Collector-emitter voltage (V <sub>GE</sub> = 0 V)	650	V
V <sub>GE</sub>	Gate-emitter voltage	±20	V
I <sub>C</sub> <sup>(1)</sup>	Continuous collector current at T = 100 °C	60	Α
I <sub>CP</sub> <sup>(1)(2)</sup>	Pulsed collector current	180	Α
TJ	Operating junction temperature range	-55 to 175	°C

<sup>1.</sup> Current level depends on the assembly thermal properties.

DS10879 - Rev 3 page 3/10

<sup>2.</sup> Pulse width is limited by maximum junction temperature.



### 3 Electrical characteristics

 $T_J$  = 25 °C unless otherwise specified.

Table 3. Static characteristics (tested on wafer unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)CES</sub>	Collector-emitter breakdown voltage	I <sub>C</sub> = 2 mA, V <sub>GE</sub> = 0 V	650			V
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	V <sub>GE</sub> = 15 V, I <sub>C</sub> = 15 A			2.2	V
V <sub>GE(th)</sub>	Gate threshold voltage	V <sub>CE</sub> = V <sub>GE</sub> , I <sub>C</sub> = 1 mA	5	6	7	V
I <sub>CES</sub>	Collector cut-off current	V <sub>GE</sub> = 0 V, V <sub>CE</sub> = 650 V			25	μA
I <sub>GES</sub>	Gate-emitter leakage current	V <sub>CE</sub> = 0 V, V <sub>GE</sub> = ±20 V			±250	nA

Table 4. Electrical characteristics (evaluated by design/characterization, not tested in production)

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	V <sub>GE</sub> = 15 V, I <sub>C</sub> = 60 A	-	1.65	-	V
		V <sub>GE</sub> = 15 V, I <sub>C</sub> = 60 A, T <sub>J</sub> = 175 °C	-	1.85	-	
C <sub>ies</sub>	Input capacitance	V <sub>CE</sub> = 25 V, f = 1 MHz, V <sub>GE</sub> = 0 V	-	7792	-	pF
C <sub>oes</sub>	Output capacitance		-	262	-	pF
C <sub>res</sub>	Reverse transfer capacitance		-	158	-	pF
Qg	Total gate charge		-	306	-	nC
Q <sub>ge</sub>	$Q_{ge}$ Gate emitter charge $V_{CC}$ = 520 V, $I_{C}$ = 60 A, $V_{GE}$	$V_{CC}$ = 520 V, $I_{C}$ = 60 A, $V_{GE}$ = 0 to 15 V	-	126	-	nC
Q <sub>gc</sub>	Gate collector charge		-	58	-	nC

Table 5. Switching characteristics on inductive load (evaluated by design/characterization, not tested in production)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{CE}$ = 400 V, $I_{C}$ = 60 A, $V_{GE}$ = 15 V, $R_{G}$ = 5 $\Omega$	-	51	-	ns
t <sub>r</sub>	Current rise time		-	22	-	ns
t <sub>d(off)</sub>	Turn-off delay time		-	160	-	ns
t <sub>f</sub>	Fall time		-	18	-	ns
E <sub>off</sub> (1)	Turn-off switching energy		-	0.63	-	mJ
t <sub>d(on)</sub>	Turn-on delay time		-	50	-	ns
t <sub>r</sub>	Current rise time		-	30	-	ns
t <sub>d(off)</sub>	Turn-off delay time	$V_{CE} = 400 \text{ V}, I_{C} = 60 \text{ A}, V_{GE} = 15 \text{ V},$ $R_{G} = 5 \Omega, T_{J} = 175 ^{\circ}\text{C}$	-	184	-	ns
t <sub>f</sub>	Fall time		-	117	-	ns
E <sub>off</sub> (1)	Turn-off switching energy		-	1.02	-	mJ

<sup>1.</sup> Including the tail of the collector current.

Note:

The aforementioned values are not tested at chip level and are strongly dependent on the package/module design and the mounting technology. These values refer to the characterization of the device STGW60H65DFB with a specific test circuit. For more information, please refer to the STGW60H65DFB device datasheet.

DS10879 - Rev 3 page 4/10



# 4 Die layout

0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50 0.50

Figure 1. Die drawing (dimensions are in mm)

Table 6. Die delivery

Packing	Description	Details
D7	Wafer tested, inked, cut on sticky foil on metal ring 276 mm (see Figure 2. D7 drawing and die orientation)	Wafer is held by ring protected by two carton shells, inside a plastic envelope sealed under vacuum. Maximum number of wafers for each package is 25, weight is maximum 5 kg.

DS10879 - Rev 3 page 5/10






Figure 2. D7 drawing and die orientation

GADG030720231450SA

DS10879 - Rev 3 page 6/10



### 5 Additional information

#### 5.1 Additional testing and screening

For customers requiring product supplied as known good die (KGD) or requiring specific die level testing (that is for dynamic and switching characterization), please contact the local ST sales office.

If KGD is requested, the shipping delivery is D8.

#### 5.2 Shipping

Several shipping options are offered. Consult the local ST sales office for availability:

- Die on film-sticky foil suffix on sales type D7
- Carrier tape suffix on sales type D8

#### 5.3 Handling

- Products must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Products must be handled only in a class 1000 or better-designated clean room environment.
- Singular die is not to be handled with tweezers. A vacuum wand with a nonmetallic ESD protected tip should be used.

#### 5.4 Wafer/die storage

Once the packaging is opened, the wafer must be stored in a dry, inert atmosphere, such as nitrogen. Optimum temperature for storage is 18 °C ±2 °C with as few variations as possible to avoid parasitic polymerization of the adhesive. Sawn wafers must be processed within 12 weeks after receipt by the customer. After the customer opens the package, the customer is responsible for the products.

DS10879 - Rev 3 page 7/10



# **Revision history**

Table 7. Document revision history

Date	Revision	Changes
13-Feb-2015	1	First release.
05-Mar-2015	2	Updated Table 4.: Static characteristics (tested on wafer unless otherwise specified) Minor text changes
06-Jul-2023	3	Updated Table 1. Mechanical parameters.  Minor text changes.

DS10879 - Rev 3 page 8/10





# **Contents**

1	Mech	hanical parameters	.2
2	Elect	trical ratings	.3
3	Elect	trical characteristics	.4
4	Die la	ayout	. 5
5	Addi	tional information	.7
	5.1	Additional testing and screening	. 7
	5.2	Shipping	. 7
	5.3	Handling	. 7
	5.4	Wafer/die storage	. 7
Rev	ision	history	.8



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics – All rights reserved

DS10879 - Rev 3 page 10/10