


STG15M120F3D8

Datasheet

1200 V, 15 A trench gate field-stop M series low-loss IGBT die in D8 packing



Features

- 10 µs of short-circuit withstand time
- Low V_{CE(sat)} = 1.85 V (typ.) at I_C = 15 A
- Positive V_{CE(sat)} temperature coefficient
- Tight parameter distribution
- Minimized junction temperature: T_J = 175 °C

Applications

- Motor control
- Industrial drives
- PFC

EGCD

- UPS
- Solar
- General purpose inverter

Description

This device is an IGBT developed using an advanced proprietary trench gate fieldstop structure. The device is part of the M series IGBTs, which represent an optimal balance between inverter system performance and efficiency where the low-loss and the short-circuit functionality is essential. Furthermore, the positive V_{CE(sat)} temperature coefficient and the tight parameter distribution result in safer paralleling operation.



Product status link STG15M120F3D8

Product summary		
Order code STG15M120F3D8		
V _{CE}	1200 V	
I _{CN}	15 A	
Die size	4.40 x 4.40 mm	
Packing	D8	

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter		Unit
V _{CES}	Collector-emitter voltage (V_{GE} = 0 V)	1200	V
V _{GE}	Gate-emitter voltage	±20	V
I _{CN} ⁽¹⁾	Continuous collector current at T = 100 °C	15	Α
I _{CP} ⁽¹⁾⁽²⁾	Pulsed collector current	45	Α
t _{SC} ⁽³⁾	Short-circuit withstand time V _{CC} = 600 V, V _{GE} = 15 V, V _{CE(peak)} \leq 1200 V, T _{Jstart} \leq 150 °C	10	μs
TJ	Operating junction temperature range	-55 to 175	°C

1. Nominal collector current for die packaged in ST discrete solution. Current level depends on the assembly thermal properties and is limited by maximum junction temperature.

2. Pulse width is limited by maximum junction temperature.

3. Evaluated by characterization, not tested in production.

2 Electrical characteristics

57

 T_J = 25 °C unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)CES}	Collector-emitter breakdown voltage	I_{C} = 2 mA, V_{GE} = 0 V	1200			V
V _{CE(sat)}	Collector-emitter saturation voltage	V _{GE} = 15 V, I _C = 15 A			2.4	V
V _{GE(th)}	Gate threshold voltage	V_{CE} = V_{GE} , I_C = 500 μ A	5	6	7	V
I _{CES} Collector cut-off current		V _{GE} = 0 V, V _{CE} = 1200 V			25	μA
I _{GES}	Gate-emitter leakage current	V_{CE} = 0 V, V_{GE} = ±20 V			±250	nA

Table 2. Static characteristics (tested on wafer unless otherwise specified)

Table 3. Electrical characteristics (evaluated by characterization, not tested in production)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		V _{GE} = 15 V, I _C = 15 A	-	1.85	2.3	V
V _{CE(sat)} Collector-emitter saturation voltage	V _{GE} = 15 V, I _C = 15 A, T _J = 175 °C	-	2.2		V	
C _{ies}	Input capacitance		-	985		pF
C _{oes}	Output capacitance	V _{CE} = 25 V, f = 1 MHz, V _{GE} = 0 V	-	118		pF
C _{res}	Reverse transfer capacitance		-	38		pF
Qg	Total gate charge	V_{CC} = 960 V, I _C = 15 A, V _{GE} = 0 to 15 V	-	53		nC

Table 4. Switching characteristics on inductive load (evaluated by characterization, not tested in production)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time			26	-	ns
t _r	Current rise time	_	-	12	-	ns
t _{d(off)}	Turn-off-delay time	V _{CC} = 600 V, I _C = 15 A, V _{GE} = 15 V, R _G = 22 Ω	-	122	-	ns
t _f	Current fall time		-	163	-	ns
E _{off} ⁽¹⁾	Turn-off switching energy		-	850	-	μJ
t _{d(on)}	Turn-on delay time		-	25	-	ns
t _r	Current rise time	V_{CC} = 600 V, I _C = 15 A, V _{GE} = 15 V, R _G = 22 Ω, T _J = 175 °C	-	14	-	ns
t _{d(off)}	Turn-off-delay time		-	136	-	ns
t _f	Current fall time		-	270	-	ns
E _{off} ⁽¹⁾	Turn-off switching energy		-	1130	-	μJ

1. Including the tail of the collector current.

Note:

The aforementioned values are not tested at chip level and are strongly dependent on the package/module design and the mounting technology. Refer to STGWA15M120DF3 datasheet for further information.

3 Die layout

57

Figure 1. Die drawing (dimensions are in mm)





Table 5. Mechanical parameters


Symbol		Value	Unit
Die size including scr	be line	4.40 x 4.40	mm
Wafer size		200	mm
Maximum possible dice	per wafer	1353	dice
Die thickness		110	μm
Front side passiva	Front side passivation		de
Emitter pad size including	Emitter pad size including gate pad		mm
Gate pad size		0.82 x 1.20	mm
Front side metallization	composition		·
FIGHT SIDE METAIIIZATION	thickness	4.5	μm
Dock aido motallization	composition	Al/Ti/NiV/Ag	
Back side metallization	thickness	0.65	μm
Die bond	Die bond		e or soft solder
Recommended wire b	Recommended wire bonding		μm

Table 6. Die delivery

Package option	Test conditions	Details
D8	Wafer (8 inches) tested, inked, cut and each die is picked up and submitted to an automatic visual inspection on back side. Each die is tested and again submitted to visual inspection on both top and back side. Finally each die is placed inside reel pocket, again submitted to a top side visual inspection and sealed with a cover tape	

Figure 2. Tape drawing (dimensions in mm)





GADG260920171313SA

4 Additional information

4.1 Additional testing and screening

For customers requiring product supplied as known good die (KGD) or requiring specific die level testing (i.e. for dynamic and switching characterization), please contact the local ST sales office. If KGD is requested, the shipping delivery is D8.

4.2 Shipping

Several shipping options are offered, consult the local ST sales office for availability:

- Die on film sticky foil suffix on sales type D7
- Carrier tape suffix on sales type D8

4.3 Handling

- Products must be handled only at ESD safe workstations. Standard ESD precautions and safe work environments are as defined in MIL-HDBK-263.
- Products must be handled only in a class 1000 or better-designated clean room environment.
- Singular die are not to be handled with tweezers. A vacuum wand with a non-metallic ESD protected tip should be used.

4.4 Wafer/die storage

Once the packaging is opened, the wafer must be stored in a dry, inert atmosphere, such as nitrogen. Optimum temperature for storage is 18 °C \pm 2 °C with as few variations as possible to avoid parasitic polymerization of the adhesive. Sawn wafers must be processed within 12 weeks after receipt by customer. After the customer opens the package, the customer is responsible for the products.

Revision history

Table 7. Document revision history

Date	Revision	Changes
18-Jan-2022	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved