

STD70N02L STD70N02L-1

N-channel 24V - 0.0068Ω - 60A - DPAK - IPAK STripFET™ III Power MOSFET

General features

Туре	V _{DSS}	R _{DS(on)}	I _D
STD70N02L	24V	<0.008Ω	60A
STD70N02L-1	24V	<0.008Ω	60A


- R_{DS(ON)} * Qg industry's benchmark
- Conduction losses reduced
- Switching losses reduced
- Low threshold device

Description


This series of products utilizes the latest advanced design rules of ST's proprietary STripFET[™] technology. This is suitable for the most demanding DC-DC converter application where high efficiency is to be achieved.

Applications

Switching application



Internal schematic diagram



Order codes

Part number	Marking	Package	Packaging
STD70N02L-1	D70N02L	IPAK	Tube
STD70N02L	D70N02L	DPAK	Tape & reel

May 2006

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	1
4	Package mechanical data 1	2
5	Package mechanical data 1	5
6	Revision history1	6



1 Electrical ratings

Table 1.	Absolute maximum ratings	
	Absolute maximum rutings	

Symbol	Parameter	Value	Unit
V _{spike} ⁽¹⁾	Drain-source voltage rating	30	V
V _{DS}	Drain-source voltage (V _{GS} = 0)	24	V
V _{DGR}	Drain-gate voltage ($R_{GS} = 20k\Omega$)	24	V
V _{GS}	Gate-source voltage	± 20	V
I _D ⁽²⁾	Drain current (continuous) at T _C = 25°C	60	А
I _D	Drain current (continuous) at T _C = 100°C	42	А
I _{DM} ⁽³⁾	Drain current (pulsed)	240	А
P _{TOT}	Total dissipation at T _C = 25°C	60	W
	Derating factor	0.4	W/°C
E _{AS} ⁽⁴⁾	Single pulse avalanche energy	280	mJ
T _j T _{stg}	Operating junction temperature Storage temperature	-55 to 175	°C

1. Guaranted when external Rg=4.7 Ω and Tf<Tfmax

2. Value limited by wire bonding

3. Pulse width limited by safe operating area

4. Starting Tj =25°C, Id = 30A, V_{DD} = 15V

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case Max	2.5	°C/W
Rthj-amb	Thermal resistance junction-amb Max	100	°C/W
Т	Maximum lead temperature for soldering purpose	275	°C



2 Electrical characteristics

(Tcase =25°C unless otherwise specified)

	0					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	I _D = 25mA, V _{GS} = 0	24			V
I _{DSS}	Zero gate voltage drain current ($V_{GS} = 0$)	V _{DS} = 20V, V _{DS} = 20V,Tc = 125°C			1 10	μΑ μΑ
I _{GSS}	Gate body leakage current (V _{DS} = 0)	$V_{GS} = \pm 20V$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu A$	1	1.8		V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10V, I _D = 30A V _{GS} = 5V, I _D = 15A		0.0068 0.090	0.008 0.014	Ω Ω

Table 3. On /off states

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
g _{fs} ⁽¹⁾	Forward transconductance	V _{DS} =15V, I _D = 30A		27		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} =16V, f=1MHz, V _{GS} =0		1400 400 55		pF pF pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V_{DD} =10V, I_D = 60A V_{GS} =10V (see Figure 15)		24 5 3.4	32	nC nC nC
R _G	Gate input resistance	f=1MHz Gate DC Bias =0 test signal level =20mV open drain	0.5	1.5	3	Ω
$Q_{OSS}^{(2)}$	Output charge	V _{DS} =16V, V _{GS} =0V		9.4		nC

1. Pulsed: pulse duration = 300µs, duty cycle 1.5%

2. $Q_{oss.} = C_{oss} * D Vin, C_{oss} = C_{gd} + C_{gd.}$ (see Appendix A)



	•					
Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	V_{DD} =10V, I _D =30A, R _G =4.7 Ω , V _{GS} =10V (see Figure 17)		10 130 27 16	21.6	ns ns ns ns

Table 5. Switching times

Table 6.Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM}	Source-drain current Source-drain current (pulsed)				50 200	A A
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} =30A, V _{GS} =0			1.3	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	I _{SD} =60A, di/dt = 100A/µs, V _{DD} =20V, Tj=150°C (see Figure 20)		36 36 2		ns nC A

1. Pulsed: pulse duration = $300\mu s$, duty cycle 1.5%



 $Z_{th} = k R_{thJ-c}$

10⁻¹ † p (s)

 $\delta = t_p / \tau$

Thermal impedance

0.05

0.01

10⁻³

Transfer characteristics

SINGLE PULSE


10⁻⁴

0.02

10⁻²

Electrical characteristics (curves) 2.1

Figure 1. Safe operating area








Figure 2.

к

10


10⁻² 10⁻⁵

Figure 4.


 $\delta = 0.5$

0









57

Figure 7. Gate charge vs gate-source voltage Figure 8. Capacitance variations




Figure 9. Normalized gate threshold voltage vs temperature





Figure 11. Source-drain diode forward characteristics






Figure 10. Normalized on resistance vs temperature




Figure 12. Normalized B_{VDSS} vs temperature







Figure 13. Allowable I_{AV} vs time in avalanche



The previous curve gives the single pulse safe operating area for unclamped inductive loads, under the following conditions:

P_{D(AVE)} =0.5*(1.3*B_{VDSS} *I_{AV})

E_{AS(AR)} =P_{D(AVE)} *t_{AV}

Where:


 I_{AV} is the allowable current in avalanche

 $P_{D(AVE)}$ is the average power dissipation in avalanche (single pulse)

 t_{AV} is the time in avalanche



Appendix A



The power losses associated with the FETs in a Synchronous Buck converter can be estimated using the equations shown in the table below. The formulas give a good approximation, for the sake of performance comparison, of how different pairs of devices affect the converter efficiency. However a very important parameter, the wotking temperature, is not considered. The real device behavior is really dependent on how the heat generated inside the devices is removed to allow for a safer working junction temperature.

The low side (SW2) device requires:

Very low RDS(on) to reduce conduction losses

Small QgIs to reduce the gate charge losses

Small Coss to reduce losses due to output capacitance

Small Qrr to reduce losses on SW1 during its turn-on

The Cgd/Cgs ratio lower than Vth/Vgg ratio especially with low drain to source voltage to avoid the cross conduction phenomenon.

The high side (SW1) device requires:

Small Rg and Lg to allow higher gate current peak and to limit the voltage feedback on the gate

Small Qg to have a faster commutation and to reduce gate charge losses

Low RDS(on) to reduce the conduction losses



		High side switch (SW1)	Low side switch (SW2)		
P _{conduction}		$R_{DS(on)} \bullet I_L^2 \bullet \delta$	$R_{DS(on)} \bullet I_L^2 \bullet (1 - \delta)$		
P _{switching}		$V_{in} \bullet (Q_{gsth(SW1)} + Q_{gd(SW1)}) \bullet f \bullet \frac{I_L}{I_g}$	Zero voltage switching		
P _{diode}	recovery	Not applicable	$^{1}V_{in} \bullet Q_{rr(SW2)} \bullet f$		
	conduction	Not applicable	$V_{f(SW2)} \bullet I_L \bullet t_{deadtime} \bullet f$		
Pgate(Qg)		Q _{g(SW1)} ● V _{gg} ● f	$Q_{gls(SW2)} \bullet V_{gg} \bullet f$		
P _{Qoss}		$\frac{V_{in} \bullet Q_{oss(SW1)} \bullet f}{2}$	$\frac{V_{in} \bullet Q_{oss(SW2)} \bullet f}{2}$		

Table 7.Power losses

Table 8. Power losses parameters

Paramter	Meaning		
d	Duty-cycle		
Q _{gsth}	Post threshold gate charge		
Q _{gls}	Third quadrant gate charge		
Pconduction	On state losses		
Pswitching	On-off transition losses		
Pdiode	Conduction and reverse recovery diode losses		
Pgate	Gate driver losses		
P _{Qoss}	Output capacitance losses		



3 Test circuits

Figure 15. Switching times test circuit for resistive load





Figure 17. Test circuit for inductive load switching and diode recovery times





57







Figure 16. Gate charge test circuit










4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect . The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at : www.st.com



DIM.	mm			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A3	0.7		1.3	0.027		0.051
В	0.64		0.9	0.025		0.031
B2	5.2		5.4	0.204		0.212
B3			0.85			0.033
B5		0.3			0.012	
B6			0.95			0.037
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
Е	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	15.9		16.3	0.626		0.641
L	9		9.4	0.354		0.370
L1	0.8		1.2	0.031		0.047
L2		0.8	1		0.031	0.039


TO-251 (IPAK) MECHANICAL DATA



DIM.		mm.		inch		
DIM.	MIN.	ТҮР	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
b4	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
D1		5.1			0.200	
E	6.4		6.6	0.252		0.260
E1		4.7			0.185	
е		2.28			0.090	
e1	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L	1			0.039		
(L1)		2.8			0.110	
L2		0.8			0.031	
L4	0.6		1	0.023		0.039
R		0.2			0.008	
V2	0°		8°	0°		8°
	ſ					
	н 					




5 Package mechanical data



DPAK FOOTPRINT

TAPE AND REEL SHIPMENT



6 Revision history

Date	Revision	Changes	
29-Aug-2005	1	First release	
02-Dec-2005	2	Modified Appendix A	
07-Apr-2006	3	New template	
03-May-2006	4	New value in Table 3, new curve (see Figure 13)	



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

