

MODEL: ST4251B01-1

Ver. 2.2

Date: 08.Apr.2016

Customer's	s Approval	сѕот					
Signature	Date	Approved By Product Director	Date				
		Name: Albert Hu					
		Signature:					
		Reviewed By PM Manager	Date				
		Name: Aaron Tu					
		Signature:					
		Reviewed By Project Leader	Date				
		Name: Nianmao Wang					
		Signature:					
		Reviewed By PM Dat					
		Name: Xiaoju Wu					
		Signature:					

# **Contents**

1. General Description	4
1.1 Product Features	4
1.2 Overview	4
1.3 General Information	4
2. Absolute Maximum Ratings	5
2.1 Absolute Maximum Ratings ( $T_A = 25 \pm 2 ^{\circ}\text{C}$ )	5
2.2 Environment Requirement(Based on CSOT's BLU)	
2.3 Absolute Ratings of Environment (Open Cell)	
3. Electrical Specifications	6
3.1 Open Cell Power Consumption (TA = $25 \pm 2$ °C)	
3.2 LVDS Characteristics	7
3.3 Temperature Specifications	8
3.4 Driver IC ESD Specifications	8
4. Input Terminal Pin Assignment	9
4.1 Interface Pin Assignment	9
4.2 Block Diagram of Interface	
4.3 LVDS Interface	12
4.3.1 VESA Format (SELLVDS = H)	12
4.3.2 JEIDA Format (SELLVDS = L or Open)	13
4.4 V-com Adjustment	13
5. Interface Timing	15
5.1 Timing Table (DE Only Mode)	15
5.2 Power On/Off Sequence	18
6. Optical Characteristics	20
6.1 Measurement Conditions	
6.2 Optical Specifications	21
7. Mechanical Characteristics	25
7.1 Mechanical Specification	25
8. Definition of Labels	错误!未定义书签。
8.1 Open Cell Label	错误!未定义书签。
8.2 Carton Label	错误!未定义书签。
8.3 Pallet Label	错误!未定义书签。
9. Precautions	29
9.1 Assembly and Handling Precautions	29
9.2 Safety Precautions	29

# **Revision History**

Version	Date	Page	Section	Description	Revision by
Ver. 0.1	20.Aug.2015	29	All	Tentative specification was first issued	Haishan Ding
Ver. 1.1	24.Oct.2015	29	All	Preliminary specification was first issued	Haishan Ding
Ver. 2.1	07.Dec2015	29	All	Final specification was first issued	Haishan Ding
Ver. 2.2	08.Spr2016	25	7.2	Update the packing Specifications and Method	Bin Sun

# 1. General Description

### 1.1 Product Features

-FHD Resolution (1920 \* 1080)

-Very High Contrast Ratio: 4000:1

- Fast Response Time

-Ultra Wide Viewing Angle: 178°(H)/178°(V) (CR≥10)

-DE (Data Enable) Mode

-LVDS (Low Voltage Differential Signaling) Interface

### 1.2 Overview

ST4251B01-1 is a diagonal 42.5" color active matrix LCD open cell with 2ch-LVDS interface. This open cell is a transmissive type display operating in the normally black mode. It supports 1920 \* 1080 FHD resolution and can display up to 16.7M colors (8bit). Each pixel is divided into Red, Green and Blue sub-pixels which are arranged in vertical stripe.

This open cell dedicates for LCD TV products and provides excellent performance which includes high brightness, ultra wide viewing angle, high color saturation and high color depth. CSOT open cell comply with RoHS for identification.

### 1.3 General Information

Item	Specification	Unit	Note
Active Area	940.896(H) * 529.25(V)	mm	
Cell Size	952.566(H) * 541.754 (V) * 1.34 (D)	mm	
Weight	1.62	kg	Тур.
Driving Scheme	a-Si TFT Active Matrix	-	
Number of Pixels	1920 * 1080	pixel	
Pixel Pitch (Sub Pixel)	0.49005 * 0.16335	mm	
Pixel Arrangement	RGB Vertical Stripe	-	
Display Colors	16.7 M	color	8bit
Display Mode	Transmissive Mode, Normally Black	-	
Glass Thickness (Array/CF)	0.5/0.5	mm	
Color Chromaticity	R = (0.644,0.338) G = (0.302,0.620) B = (0.152,0.057) W = (0.272,0.292)		Typical value measured at
Contrast Ratio 4000:1(Typ.)  Cell Transmittance 5.8(Typ.)			CSOT's BLU
		%	
View Angle (CR≥10)	+89/-89 (H), +89/-89 (V) (Typ.)		
Surface Treatment	Anti-glare, Haze 2%, Hard Coating (3H)		

# 2. Absolute Maximum Ratings

### 2.1 Absolute Maximum Ratings ( $T_A = 25 \pm 2$ °C)

The followings are maximum values which, if exceeded, may cause damage to the unit.

Item	Symbol	Vai	Unit	
Item	Symbol	Min.	Max.	Oilit
Power Supply Voltage	$V_{CC}$	-0.3	13.8	V
Input Signal Voltage	V <sub>IN</sub>	-0.3	3.6	V

### 2.2 Environment Requirement(Based on CSOT's BLU)

(1) Temperature and relative humidity range are shown as below.




Fig. 2.1 Operating and storage environment

- (a) 90%RH maximum ( $T_A \le 39 \ \mathbb{C}$ ).
- (b) Wet-bulb temperature should be 39  $^{\circ}$ C maximum ( $T_A > 39 ^{\circ}$ C).
- (c) No condensation.
- (2) The storage temperature is between 20 °C to 60 °C, and the operating ambient temperature is between 0 °C to 50 °C. The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 65 °C with LCD module in a temperature controlled chamber alone. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 65 °C. The range of operating temperature may degrade in case of improper thermal management in the end product design.
- (3) The rating of environment is based on LCD module. Leave LCD cell alone, this environment condition can't be guaranteed. Except LCD cell, the customer has to consider the ability of other parts of LCD module and LCD module process.

### 2.3 Absolute Ratings of Environment (Open Cell)

When storing open cell as spares for a long time, please follow the precaution instructions:

- (1) Do not store the module in high temperature and high humidity for a long time. It is highly recommended to store the module with temperature from 20 °C to 30 °C in normal humidity (50  $\pm$  10% RH) with shipping package.
- (2) The open cell should be keep within one month shelf life.

# 3. Electrical Specifications

# 3.1 Open Cell Power Consumption (TA = $25 \pm 2$ °C)

Parameter		County of		Value	11	NT - 4 -	
	Symbol	Min.	Тур.	Max.	Unit	Note	
Power Supply Voltage		V <sub>CC</sub>	10.8	12.0	13.2	V	(1)
Rush Current		$I_{RUSH}$	-	1	1.47	A	(2)
Power Supply Current	White Pattern	$I_{CC}$	-	0.34	0.44	A	
	Horizontal Stripe I <sub>C</sub>		-	0.6	0.78	A	(3)
	Black Pattern	$I_{CC}$	-	0.3	0.39	A	

### Note:

- (1) The ripple voltage should be controlled less than 10% of  $V_{CC}$ .
- (2) Measurement condition:  $V_{CC} = 12V$ , Rising time = 470 $\mu$ s.




Fig. 3.1  $V_{\text{CC}}$  rising time condition

(3) Measurement condition:  $V_{CC}$  = 12V, Ta = 25 ± 2 °C, F = 60 Hz. The test patterns are shown as below.




Fig. 3.2 Test patterns


# 3.2 LVDS Characteristics

Parameter		Symbol		Value	Unit	Note	
		Symbol	Min.	Тур.	Max.	Onit	Note
	Differential Input High Threshold Voltage	$V_{TH}$	+100	-	-	mV	
LVDS Interface	Differential Input Low Threshold Voltage	$V_{TL}$	-	-	-100	mV	
	Common Input Voltage	$V_{CM}$	1.0	1.2	1.4	V	
	Differential Input Voltage	V <sub>ID</sub>	100	-	600	mV	(1)
	Terminating Resistor	$R_{T}$	87.5	100	112.5	ohm	
CMOS Interface	Input High Threshold Voltage	VIH	2.7	-	3.3	V	
	Input Low Threshold Voltage	VIL	0	-	0.7	V	

### Note:

- (1) The product should be always operated within above ranges.
- (2) The LVDS input signal has been defined as follows:

Single end Signals



# Differential Signal




Fig. 3.3 LVDS input signal

### 3.3 Temperature Specifications

Doromotor	Symbol		Specification			Pagammand tost nattorn	Note
Parameter	Symbol	Min.	Тур.	Max.	Unit	Recommend test pattern	Note
Surface	$T_{TCON}$	_	_	105	$^{\circ}$	Horizontal Pattern	(1)
Temperature	$T_{Driver}$	_	_	115		Horizontal Pattern	(1)

Note:

(1) Any point on the IC surface must be less than Max. specification under any condition, If the surface temperature is out of the specification, thermal solutions should be applied to avoid be damaged;

# 3.4 Driver IC ESD Specifications

The Electro-Static Discharge tolerance of Source COF IC and Gate COF IC is +-2KV tested by ESD Gun. Especially if the LCD module is designed with the Plastic Bezel, we suggest ESD protection solutions should be applied to avoid be damaged, as shown in Fig.3.4 and Fig.3.5.




Fig. 3.4 Source COF IC ESD protection




Fig. 3.5 Gate COF IC ESD protection

# 4. Input Terminal Pin Assignment

# 4.1 Interface Pin Assignment

CN1: 0-511037-5 (Starconn) or equivalent (see Note (1))

Pin No.	Symbol	Description	Note
1	WP	Write Protect (High: Write Enable, Low or Open: Write Disable )	(2)
2	SCL	I2C Serial Clock (for adjust VCOM)	(2)
3	SDA	I2C Serial Data (for adjust VCOM)	(2)
4	NC	No Connection	(3)
5	NC	No Connection	(3)
6	NC	No Connection	(3)
7	LVDS_SEL	LVDS Data Format Selection	(4)
8	NC	No Connection	(3)
9	NC	No Connection	(3)
10	NC	No Connection	(3)
11	GND	Ground	
12	RO[0]N	Odd LVDS Signal -	
13	RO[0]P	Odd LVDS Signal +	
14	RO[1]N	Odd LVDS Signal -	
15	RO[1]P	Odd LVDS Signal +	
16	RO[2]N	Odd LVDS Signal -	
17	RO[2]P	Odd LVDS Signal +	
18	GND	Ground	
19	ROCLK-	Odd LVDS Clock -	
20	ROCLK+	Odd LVDS Clock +	
21	GND	Ground	
22	RO[3]N	Odd LVDS Signal -	
23	RO[3]P	Odd LVDS Signal +	
24	NC	No Connection	(3)
25	NC	No Connection	(3)
26	NC	No Connection	(3)
27	NC	No Connection	(3)
28	RE[0]N	Even LVDS Signal -	
29	RE[0]P	Even LVDS Signal +	
30	RE[1]N	Even LVDS Signal -	
31	RE[1]P	Even LVDS Signal +	
32	RE[2]N	Even LVDS Signal -	
33	RE[2]P	Even LVDS Signal +	

34	GND	Ground	
35	RECLK-	Even LVDS Clock -	
36	RECLK+	Even LVDS Clock +	
37	GND	Ground	
38	RE[3]N	Even LVDS Signal -	
39	RE[3]P	Even LVDS Signal +	
40	NC	No Connection	(3)
41	NC	No Connection	(3)
42	NC	No Connection	(3)
43	NC	No Connection	(3)
44	GND	Ground	
45	GND	Ground	
46	GND	Ground	
47	NC	No Connection	
48	12V	DC power supply	
49	12V	DC power supply	
50	12V	DC power supply	
51	12V	DC power supply	

### Note:

(1)The direction of pin assignment is shown as below:




Fig. 4.1 LVDS connector direction sketch map

(2) a. Please let it open (Do not line out from PCBA connector) if it do not used.(for example: TV set)




Fig. 4.2 WP/SDA/SCL PCBA set

b. For the VCOM (Flicker) regulation and control, SDA and SCL must pull high in the flicker set, and the flicker set's VDD must ready before the input power (VCC12V)




Fig. 4.3 WP/SDA/SCL flicker set

(3) For CSOT internal only, please let it open.

(4) High: connect to  $+3.3 \text{ V} \rightarrow \text{VESA}$  format; Low: connect to GND or Open  $\rightarrow \text{JEIDA}$  format.




Fig. 4.4 LVDS\_SEL PCBA set

# 4.2 Block Diagram of Interface




Fig. 4.5 Block diagram of interface

### Attention:

- (1) This open cell uses a 100 ohms ( $\Omega$ ) resistor between positive and negative lines of each receiver input.
- (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line respectively

### 4.3 LVDS Interface

### 4.3.1 VESA Format (SELLVDS = H)




Fig. 4.6 VESA format

### 4.3.2 JEIDA Format (SELLVDS = L or Open)




Fig. 4.7 JEIDA format

# 4.4 V-com Adjustment

(a) Flicker should be adjusted by optimizing the Vcom value in customer LCM line through the I2C interface.(Master & Slave = I2C communication)


Pin. NO.	Symbol	Function	Remark				
			Default:0V				
1	TCON_WP	EN	Vcom tunning:3.3V				
			(Shouldn't be communicated with I2C device as output level "5V")				
2	SCL_I	I2C Interface	120 Interfere				
3 SDA_I		I2C Interface	- I2C Interface				

(b) Flicker should be tuned by correct method according to gamma IC type of each model.

Туре	Flicker data saving position	Slave Address								
Genie Type	Gamma IC memory			B6	В5	B4	В3	B2	B1	В0
		1		1	1	0	1	0	0	R/W-

(c) Flicker Should be adjusted the pattern , where are displayed alternately at vertical line.( Dot inversion)

Dot inversion pattern






Fig 4.8 Flicker adjust circuit block diagram

# 5. Interface Timing

# 5.1 Timing Table (DE Only Mode)

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note	
	Frequency	Fclkin (=1/T <sub>Clk</sub> )	65	74.25	80	MHz	(1) (2)	
LVDS	Input cycle to cycle jitter	Trel	_	I	200	ps	(3)	
Receiver Clock	Spread spectrum modulation range	Fclkin_mod			Fclkin+2%	MHz		
	Spread spectrum modulation frequency	$F_{SSM}$	60	_	200	KHz	(4)	
LVDS Receiver Data	Receiver Skew Margin	$T_{RSM}$	-400	-	400	ps	(5)	
Vertical	Frame Rate	F	48	60	62.5	Hz		
Active	Total	T <sub>V</sub>	1092	1125	1380	T <sub>H</sub>	$T_{V} = T_{VD} + T_{VB}$	
Display	Display	$T_{VD}$	1080			$T_{\mathrm{H}}$		
Term	Blank	$T_{\mathrm{VB}}$	12	45	300	$T_{\mathrm{H}}$		
Horizontal	Total	$T_{\mathrm{H}}$	1046	1100	1174	$T_{CLK}$	$T_{\rm H} = T_{\rm HD} + T_{\rm HB}$	
Active Display	Display	$T_{HD}$		960		$T_{CLK}$		
Term	Blank	$T_{HB}$	86	140	214	$T_{CLK}$		

### Note:

 $Fclkin(max) \ge Fmax \times Tv \times Th$   $Fmin \times Tv \times Th \ge Fclkin(min)$ 

<sup>(1)</sup> The TFT LCD open cell is operated in DE only mode, H sync and V sync input signal have no effect on normal operation.

<sup>(2)</sup> Please make sure the range of pixel clock follows the following equations:




Fig. 5.1 Interface signal timing diagram

(3)The input clock cycle-to-cycle is defined as below figures.





Fig. 5.2 Jitter

(4) The SSCG (Spread Spectrum Clock Generator) is defined as the following figure.

The LVDS SSM's suggestion is off by default, SOC board must test all validation if SOC board open the LVDS SSM.



(5) The LVDS timing diagram and setup/hold time is defined and showed as the following figure.




Fig.5.4 LVDS receive interface timing diagram

# 5.2 Power On/Off Sequence

To prevent a latch-up or DC operation of the Open cell, the power on/off sequence should be as the diagram below.




Fig.5.5 Power on/off sequence

D		Unit			
Parameter	Min. Typ.		Max.	Min.	
T1	0.5	-	10.0	ms	
T2	0.0	-	50	ms	
Т3	0.0	-	50	ms	
T4	1000.0	-	-	ms	
T5	500.0	-	-	ms	
T6	100.0	-	-	ms	
T7	-	-	T2	ms	
Т8	-	-	Т3	ms	

#### Attention:

- (1) The supply voltage of the external system for the open cell input should follow the definition of VCC.
- (2) When the customer's backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- (3) In case that VCC is in off level, please keep the level of input signals on the low or high impedance. If T2 < 0, that may cause electrical overstress.
- (4) T4 should be measured after the module has been fully discharged between power off and on period.
- (5) Interface signal shall not be kept at high impedance when the power is on.



# 6. Optical Characteristics

### **6.1 Measurement Conditions**

The table below is the test condition of optical measurement.

Item	Symbol	Value	Unit		
Ambient Temperature	$T_{A}$	25 ± 2	${f C}$		
Ambient Humidity	$H_A$	50 ± 10	%RH		
Supply Voltage	V <sub>CC</sub>	12	V		
Driving Signal	Refer to the typical value in Chapter 3: Electrical Specification				
Vertical Refresh Rate	$F_R$	60	Hz		

To avoid abrupt temperature change during optical measurement, it's suggested to warm up the LCD module more than 60 minutes after lighting the backlight and in the windless environment.

To measure the LCD cell, it is suggested to set up the standard measurement system as Fig. 6.1. The measuring area S should contain at least 500 pixels of the LCD cell as illustrated in Fig.6.2 (A means the area allocated to one pixel). In this model, for example, the minimum measuring distance Z is 370mm when  $\theta$  is 2 degree. Hence, 500mm is the typical measuring distance. This measuring condition is referred to 301-2H of VESA FPDM 2.0 about viewing distance, angle, and angular field of view definition.




Fig. 6.1 The standard set-up system of measurement




Fig. 6.2 The area S contains at least 500 pixels to be measured

$$N = \frac{S}{A} \geqslant 500 \text{ pixels}$$

N means the actual number of the pixels in the area S.

### **6.2 Optical Specifications**

The table below of optical characteristics is measured by MINOLTA CS2000, MINOLTA CA310, ELDIM OPTI Scope-SA and ELDIM EZ contrast in dark room.

Item		Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Static Contrast Ratio		CR		-	4000	-	-	(1) (2)
Response Time		$T_{ m L}$		-	6.5	12	ms	(3)
Center Transmittance		Т%		-	5.8	-	%	(2) (4)
Crosstalk		CT-2D		-	-	4%	-	(2) (5)
	D-1	$R_{\rm X}$	$\theta_{H} = 0^{\circ},  \theta_{V} = 0^{\circ}$ Normal direction at center point with CSOT's BLU		0.644		-	(2) (6)
	Red	$R_{Y}$		0.338 0.302 Typ. 0.620 - 0.03 0.152 0.057 0.272	0.338	Typ. + 0.03	-	
	Green	$G_X$			0.302			
Color		$G_{Y}$			0.620			
Chromaticity	Blue	$B_X$			0.152			
(CIE1931)		$B_{Y}$			0.057		-	
	White	$W_X$				-		
		$W_{Y}$			0.292		-	
	Color Gamut	CG		-	72	-	% NTSC	
Viewing Angle	Horizontal	$\theta_{\text{H+}}$	CR≥10		89	1		
		$\theta_{ ext{H-}}$			89	-	Deg.	(7)
	Vertical	$\theta_{V^+}$		-	89	-		
		$\theta_{V_{-}}$		-	89	-		

#### Note:

(1) Definition of static contrast ratio (CR):

It's necessary to switch off all the dynamic and dimming function when measuring the static contrast ratio.

Static Contrast Ratio (CR) = 
$$\frac{\text{CR - W}}{\text{CR - D}}$$

CR-W is the luminance measured by LMD (light-measuring device) at the center point of the LCD module with full-screen displaying white. The standard setup of measurement is illustrated in Fig. 6.3; CR-D is the luminance measured by LMD at the center point of the LCD module with full-screen displaying black. The LMD in this item is CS2000.

(2) The LMD in the item could be a spectroradiometer such as (KONICA MINOLTA) CS2000, CS1000 (TOPCON), SR-UL2 or the same level spectroradiometer. Other display color analyzer (KONICA MINOLTA) CA210, CA310 or (TOPCON) BM-7 could be involved after being calibrated with a spectroradiometer on each stage of a product.




Fig. 6.3 The standard setup of CR measurement

(3) Response time  $T_L$  is defined as the average transition time in the response time matrix. The table below is the response time matrix in which each element  $t_{X \text{ to } Y}$  is the transition time from luminance ratio X to Y. X and Y are two different luminance ratios among 0%, 25%, 50%, 75%, and 100% luminance. The transition time  $t_{X \text{ to } Y}$  is defined as the time taken from 10% to 90% of the luminance difference between X and Y (X < Y) as illustrated in Fig.6.4. When X > Y, the definition of  $t_{X \text{ to } Y}$  is the time taken from 90% to 10% of the luminance difference between X and Y. The response time is optimized on refresh rate  $F_r = 60$ Hz.

Measured Transition Time		Luminance Ratio of Previous Frame					
		0%	25%	50%	75%	100%	
	0%		t <sub>25% to 0%</sub>	t <sub>50% to 0%</sub>	t <sub>75% to 0%</sub>	t <sub>100% to 0%</sub>	
Luminance Ratio of Current Frame	25%	t <sub>0% to 25%</sub>		t <sub>50% to 25%</sub>	t <sub>75% to 25%</sub>	t <sub>100% to 25%</sub>	
	50%	t <sub>0% to 50%</sub>	t <sub>25% to 50%</sub>		t <sub>75% to 50%</sub>	t <sub>100% to 50%</sub>	
	75%	t <sub>0% to 75%</sub>	t <sub>25% to 75%</sub>	t <sub>50% to 75%</sub>		t <sub>100% to 75%</sub>	
	100%	t <sub>0% to 100%</sub>	t <sub>25% to 100%</sub>	t <sub>50% to 100%</sub>	t <sub>75% to 100%</sub>		

 $t_{X \text{ to } Y}$  means the transition time from luminance ratio X to Y.




Fig. 6.4 The definition of  $t_{X \text{ to } Y}$ 

All the transition time is measured at the center point of the LCD module by ELDIM OPTI Scope-SA.

#### (4) Definition of center Transmittance (T %):

The transmittance is measured with full white pattern (Gray 255)

#### (5) Definition of the crosstalk(CT-2D):

YA = Luminance of measured location without gray level 255 pattern (cd/m<sup>2</sup>)

YB = Luminance of measured location with gray level 255 pattern( $cd/m^2$ )

Definition of the crosstalk: 
$$CT = \frac{YB-YA}{YA}$$




Fig. 6.5 The definition of 2D mode crosstalk

#### (6) Definition of color chromaticity:

Each chromaticity coordinates (x, y) are measured in CIE1931 color space when full-screen displaying primary color R, G, B and white. The color gamut is defined as the fraction in percent of the area of the triangle bounded by R, G, B coordinates and the area is defined by NTSC 1953 color standard in the CIE color space. Chromaticity coordinates are measured by CS2000 and the standard setup of measurement is shown in Fig. 6.6.




Fig. 6.6 The standard setup of color chromaticity measurement

### (7) Definition of viewing angle coordinate system ( $\theta_H$ , $\theta_V$ ):

The contrast ratio is measured at the center point of the LCD module. The viewing angles are defined at the angle that the contrast ratio is larger than 10 at four directions relative to the perpendicular direction of the LCD module (two vertical angles: up  $\theta_{V+}$  and down  $\theta_{V-}$ ; and two horizontal angles: right  $\theta_{H+}$  and left  $\theta_{H-}$ ) as illustrated in Fig. 6.7. The contrast ratio is measured by ELDIM EZ Contrast.





Fig. 6.7 Viewing angle coordination system

# 7. Mechanical Characteristics

# 7.1 Mechanical Specification



# 7.2 Packing Specifications and Method

# The Packing Specifications and Method

T4	Specification					
Item	Quantity	Dimension (mm)	Weight (kg)			
Doolsing Day	18pcs/box	1120 (1 ) * 920 (33) * 125 (11)	Net Weight: 32(Max.)			
Packing Box		1130 (L) * 830 (W) * 125 (H)	Gross Weight: 35 (Max.)			
Pallet	1	1150 (L) * 850 (W) * 120 (H)	Net Weight: 4.85			
Stack Layer	7					
Boxes per Pallet	7					
Pallet after Packing 126pcs/pallet		1150 (L) * 850 (W) * 965 (H)	Gross Weight: 225.9			





Fig. 7.1 The packing method

# 8. Definition of Labels


### 8.1 Open Cell Label






### 8.2 Carton Label

Model Name: ST4251B01-1



For RoHS compliant products, CSOT will add RoHS for identification.

Ver.X.X: Version, for example: 0.1, 0.2, ..., 1.1, 1.2, ..., 2.1, 2.2, ...



#### Manufactured Date:

Year: 2010 = 10, 2011 = 11...2020 = 20, 2021 = 21...

Month: 1~9, A~C, for Jan. ~ Dec.


Date: 01~31, for 1st to 31st

Model Version Code: Version of product, for example: 01, 02, 11, 12...

### 8.3 Pallet Label



Model Name: ST4251B01-1



#### 9. Precautions

# 9.1 Assembly and Handling Precautions

- (1) The device listed in the product specification sheets was designed and manufactured for TV application only.
- (2) Do not apply rough force such as bending or twisting to the open cell during assembly.
- (3) It is recommended to assemble or install a open cell into the user's system in clean working areas. The dust and oil may cause electrical shorter damage the polarizer.
- (4) Do not apply pressure or impulse to the open cell to prevent the damage to the open cell.
- (5) Always follow the correct power-on sequence. This can prevent the damage and latch-up to the LSI chips.
- (6) Do not plug in or pull out the interface connector while the open cell is in operation.
- (7) Use soft dry cloth without chemicals for cleaning because the surface of polarizer is very soft and easily be scratched.
- (8) Moisture can easily penetrate into the open cell and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of the open cell. Please store open cell in the specified storage conditions.
- (10) When ambient temperature is lower than 10 ℃, the display quality might be deteriorated. For example, the response time will become slow.

### 9.2 Safety Precautions

- (1) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (2) After the open cell end of life, it is not harmful in case of normal operation and storage.