


Vishay Siliconix

## Automotive Dual N-Channel 100 V (D-S) 175 °C MOSFETs



PRODUCT SUMMARY						
	N-CHANNEL 1	N-CHANNEL 2				
V <sub>DS</sub> (V)	100	100				
$R_{DS(on)}(\Omega)$ at $V_{GS} = 10 \text{ V}$	0.0400	0.0190				
$R_{DS(on)}(\Omega)$ at $V_{GS} = 4.5 \text{ V}$	0.0505	0.0235				
I <sub>D</sub> (A)	17	34				
Configuration	Dual N					
Package	PowerPAK SO-8L Dual Asymmetric					

#### **FEATURESS**

- TrenchFET® power MOSFET
- AEC-Q101 qualified
- 100 % R<sub>q</sub> and UIS tested
- · Optimized for synchronous buck applications
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>





COMPLIANT HALOGEN FREE

D <sub>1</sub>	$D_2$
Ŷ	Ŷ
<u></u>	<u></u>
<b>!</b> ─ ↓	
$G_1 \longrightarrow \uparrow$	$G_2 \longrightarrow \bigcap$
•	•
6	9
S <sub>1</sub>	$S_2$
N-Channel 1 MOSFET	N-Channel 2 MOSFET

<b>ABSOLUTE MAXIMUM RATINGS</b> (T <sub>C</sub> = 25 °C, unless otherwise noted)							
PARAMETER		SYMBOL	N-CHANNEL 1	N-CHANNEL 2	UNIT		
Drain-Source Voltage		$V_{DS}$	100	100	V		
Gate-Source Voltage		$V_{GS}$	± 20		V		
Continuous Drain Current	T <sub>C</sub> = 25 °C	- I <sub>D</sub>	17	34			
	T <sub>C</sub> = 125 °C		10	19			
Continuous Source Current (Diode conduction)		I <sub>S</sub>	20 a	44	Α		
Pulsed Drain Current b		I <sub>DM</sub>	40	80			
Single Pulse Avalanche Current	L = 0.1 mH	I <sub>AS</sub>	17	28			
Single Pulse Avalanche Energy	L = 0.1 IIII	E <sub>AS</sub>	14.4	39.2	mJ		
Maximum Power Dissipation <sup>b</sup>	T <sub>C</sub> = 25 °C	D	27	48	W		
	T <sub>C</sub> = 125 °C	$P_{D}$	9	16			
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +175		°C		
Soldering Recommendations (Peak temperature) d, e		-	260				

THERMAL RESISTANCE RATINGS							
PARAMETER		SYMBOL	N-CHANNEL 1	N-CHANNEL 2	UNIT		
Junction-to-Ambient	PCB mount c	$R_{thJA}$	85	85	°C/W		
Junction-to-Case (Drain)		R <sub>thJC</sub>	5.5	3.1	C/VV		

#### Notes

- a. Package limited.
- b. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- c. When mounted on 1" square PCB (FR4 material).
- d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK SO-8L is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.



# Vishay Siliconix

<b>SPECIFICATIONS</b> (T <sub>C</sub> = 25 PARAMETER	SYMBOL		TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static	STWIDOL		TEST CONDITIONS		IVIIIV.	1111	WAA.	ON	
Clauc		V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA N-Ch 1			100		l <u>-</u>	l	
Drain-Source Breakdown Voltage	$V_{DS}$		$V_{GS} = 0 \text{ V, I}_{D} = 250 \mu\text{A}$ $V_{GS} = 0 \text{ V, I}_{D} = 250 \mu\text{A}$		100		_	-	
			- V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch 2 N-Ch 1	1.5	2.0	2.5	V	
Gate-Source Threshold Voltage	$V_{GS(th)}$		- V <sub>GS</sub> , I <sub>D</sub> = 250 μA - V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch 2	1.5	2.0	2.5		
		VDS -	- VGS, ID = 200 µA	N-Ch 1	-	2.0	± 100		
Gate-Source Leakage	$I_{GSS}$	V <sub>DS</sub> =	0 V, $V_{GS} = \pm 20 \text{ V}$	N-Ch 2			± 100	nA	
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 100 V	N-Ch 1		_	1	1	
		$V_{GS} = 0 \text{ V}$ $V_{GS} = 0 \text{ V}$	V <sub>DS</sub> = 100 V V <sub>DS</sub> = 100 V	N-Ch 2			1		
		$V_{GS} = 0 \text{ V}$ $V_{GS} = 0 \text{ V}$	$V_{DS} = 100 \text{ V}$ $V_{DS} = 100 \text{ V}, T_{J} = 125 \text{ °C}$	N-Ch 1			50		
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{GS} = 0 \text{ V}$ $V_{GS} = 0 \text{ V}$	$V_{DS} = 100 \text{ V}, T_J = 125 \text{ °C}$ $V_{DS} = 100 \text{ V}, T_J = 125 \text{ °C}$	N-Ch 2			50	μA	
		$V_{GS} = 0 \text{ V}$ $V_{GS} = 0 \text{ V}$	$V_{DS} = 100 \text{ V}, T_{J} = 125 \text{ C}$ $V_{DS} = 100 \text{ V}, T_{J} = 175 \text{ °C}$	N-Ch 1		-	250		
						-		ļ <sup>'</sup>	
		V <sub>GS</sub> = 0 V	$V_{DS} = 100 \text{ V}, T_{J} = 175 \text{ °C}$	N-Ch 2	- 10	-	250		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>GS</sub> = 10 V	V <sub>DS</sub> ≥ 5 V	N-Ch 1	10	-	-	Α	
		V <sub>GS</sub> = 10 V	V <sub>DS</sub> ≥ 5 V	N-Ch 2	20		-	<u> </u>	
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 6 A	N-Ch 1	-	0.0325	0.0400		
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10 A	N-Ch 2	-	0.0154	0.0190	Ω	
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 6 A, T <sub>J</sub> = 125 °C	N-Ch 1	-	-	0.0694		
Drain-Source On-State Resistance a		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10 A, T <sub>J</sub> = 125 °C	N-Ch 2	-	-	0.0326		
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 6 A, T <sub>J</sub> = 175 °C	N-Ch 1	-	-	0.0877		
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 10 A, T <sub>J</sub> = 175 °C	N-Ch 2	-	-	0.0412		
		$V_{GS} = 4.5 \text{ V}$	I <sub>D</sub> = 4 A	N-Ch 1	-	0.0412	0.0505		
		$V_{GS} = 4.5 \text{ V}$	I <sub>D</sub> = 8 A	N-Ch 2 N-Ch 1	-	0.0191	0.0235		
Forward Transconductance b	9 <sub>fs</sub>		$V_{DS} = 10 \text{ V}, I_D = 6 \text{ A}$		-	17	-	s	
		V <sub>DS</sub>	= 10 V, I <sub>D</sub> = 10 A	N-Ch 2	-	34			
Dynamic <sup>b</sup>		ı	T	T T			ı		
Input Capacitance	C <sub>iss</sub>		V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 1	-	475	650		
· · ·	- 133	$V_{GS} = 0 V$	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 2	-	1065	1390	_	
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 1	-	280	375	pF	
Cutput Cupacitarios		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 2	-	560	750	۲,	
Reverse Transfer Capacitance	C <sub>rss</sub>	$V_{GS} = 0 V$	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 1	-	18	25		
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 25 V, f = 1 MHz	N-Ch 2	-	37	50		
Total Gate Charge <sup>c</sup>	Qg	V <sub>GS</sub> = 10 V	$V_{DS} = 50 \text{ V}, I_D = 1 \text{ A}$	N-Ch 1	-	10	15		
		V <sub>GS</sub> = 10 V	$V_{DS} = 50 \text{ V}, I_D = 1 \text{ A}$	N-Ch 2	-	20	30		
Gate-Source Charge c	$Q_{gs}$	$V_{GS} = 10 \text{ V}$	$V_{DS} = 50 \text{ V}, I_D = 1 \text{ A}$	N-Ch 1	-	2	-	nC	
		V <sub>GS</sub> = 10 V	$V_{DS} = 50 \text{ V}, I_{D} = 1 \text{ A}$	N-Ch 2	-	3	-		
Gate-Drain Charge c	$Q_{\mathrm{gd}}$	V <sub>GS</sub> = 10 V	$V_{DS} = 50 \text{ V}, I_{D} = 1 \text{ A}$	N-Ch 1	-	3	-	]	
		V <sub>GS</sub> = 10 V	$V_{DS} = 50 \text{ V}, I_{D} = 60 \text{ A}$	N-Ch 2	-	5	-		
Gate Resistance	P		f = 1 MHz	N-Ch 1	1.2	2.5	3.8		
Gate nesistance	$R_g$		I = I IVIIIZ	N-Ch 2	0.6	1.4	2.2	Ω	



www.vishay.com

# Vishay Siliconix

SPECIFICATIONS (T <sub>C</sub> = 25 °C, unless otherwise noted)								
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Dynamic <sup>b</sup>								
Turn-On Delay Time <sup>c</sup>		$\begin{aligned} V_{DD} &= 50 \text{ V}, \text{ R}_{L} = 5  \Omega, \\ I_{D} &\cong \text{ 1 A, V}_{GEN} = \text{ 10 V}, \text{ R}_{g} = \text{ 1 } \Omega \end{aligned}$	N-Ch 1	-	8	15	ns	
	t <sub>d(on)</sub>	$\begin{split} V_{DD} = 50 \text{ V, } R_L = 5  \Omega, \\ I_D &\cong 1 \text{ A, } V_{GEN} = 10 \text{ V, } R_g = 1  \Omega \end{split}$	N-Ch 2	ı	12	20		
Rise Time <sup>c</sup>	t <sub>r</sub>	$\begin{aligned} V_{DD} &= 50 \text{ V}, \text{ R}_{L} = 5  \Omega, \\ I_{D} &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_{g} = 1  \Omega \end{aligned}$	N-Ch 1	ı	3	5		
nise filite -	L <sub>r</sub>	$\begin{split} V_{DD} = 50 \text{ V}, \text{ R}_L = 5  \Omega, \\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1  \Omega \end{split}$	N-Ch 2	ı	3	5		
Turn-Off Delay Time °	<b>+</b>	$\begin{aligned} V_{DD} &= 50 \text{ V}, \text{ R}_{L} = 5 \Omega, \\ I_{D} &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_{g} = 1 \Omega \end{aligned}$	N-Ch 1	-	22	35		
	t <sub>d(off)</sub>	$\begin{split} V_{DD} = 50 \text{ V}, \text{ R}_L = 5  \Omega, \\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1  \Omega \end{split}$	N-Ch 2	ı	28	45		
Fall Time <sup>c</sup>	+.	$\begin{split} V_{DD} = 50 \text{ V}, \text{ R}_L = 5  \Omega, \\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1  \Omega \end{split}$	N-Ch 1	ı	21	35		
	t <sub>f</sub>	$\begin{aligned} V_{DD} &= 50 \text{ V, R}_L = 5 \Omega, \\ I_D &\cong 1 \text{ A, V}_{GEN} = 10 \text{ V, R}_g = 1 \Omega \end{aligned}$	N-Ch 2	-	22	35		
Source-Drain Diode Ratings and Characteristics <sup>b</sup>								
Pulsed Current <sup>a</sup>	la		N-Ch 1	ı	-	40	A	
	I <sub>SM</sub>		N-Ch 2	ı	-	80		
Forward Voltage	V	$I_F = 6 A, V_{GS} = 0 V$	N-Ch 1	1	0.87	1.2	V	
	$V_{SD}$	$I_F = 10 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch 2	1	0.84	1.2		


#### Notes

- a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




### **N-CHANNEL 1 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




#### **Output Characteristics**




**Transfer Characteristics** 




On-Resistance vs. Drain Current



Transconductance




Capacitance




**Gate Charge** 




### **N-CHANNEL 1 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




**Source Drain Diode Forward Voltage** 




On-Resistance vs. Gate-to-Source Voltage




**Threshold Voltage** 



**Drain Source Breakdown vs. Junction Temperature** 




On-Resistance vs. Junction Temperature




Safe Operating Area



### N-CHANNEL 1 TYPICAL CHARACTERISTICS (T<sub>A</sub> = 25 °C, unless otherwise noted)



#### Normalized Thermal Transient Impedance, Junction-to-Ambient




#### Normalized Thermal Transient Impedance, Junction-to-Case

#### Note


- The characteristics shown in the graph:
- Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C) is given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.




### **N-CHANNEL 2 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




#### **Output Characteristics**




**Transfer Characteristics** 




On-Resistance vs. Drain Current



Transconductance




Capacitance




**Gate Charge** 




### **N-CHANNEL 2 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




**Source Drain Diode Forward Voltage** 




On-Resistance vs. Gate-to-Source Voltage




**Threshold Voltage** 



**Drain Source Breakdown vs. Junction Temperature** 




On-Resistance vs. Junction Temperature




Safe Operating Area



### N-CHANNEL 2 TYPICAL CHARACTERISTICS (T<sub>A</sub> = 25 °C, unless otherwise noted)



#### Normalized Thermal Transient Impedance, Junction-to-Ambient



#### Normalized Thermal Transient Impedance, Junction-to-Case

#### Note

- The characteristics shown in the graph:
- Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C) is given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?77789">www.vishay.com/ppg?77789</a>.



### **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Revision: 13-Jun-16 1 Document Number: 91000