

# Automotive Dual N-Channel 40 V (D-S) 175 °C MOSFETs

PRODUCT SUMMARY						
	N-CHANNEL 1	N-CHANNEL 2				
V <sub>DS</sub> (V)	40	40				
$R_{DS(on)}(\Omega)$ at $V_{GS} = 10 \text{ V}$	0.0160	0.0064				
$R_{DS(on)}(\Omega)$ at $V_{GS} = 4.5 \text{ V}$	0.0188	0.0076				
I <sub>D</sub> (A)	15	18				
Configuration	Dual N					

#### **FEATURES**


- TrenchFET® Power MOSFET
- AEC-Q101 Qualified<sup>d</sup>
- 100 % R<sub>a</sub> and UIS Tested
- Material categorization:
  For definitions of compliance please see <a href="https://www.vishay.com/doc?99912">www.vishay.com/doc?99912</a>






ROHS COMPLIANT HALOGEN FREE

### PowerPAK® SO-8L Asymmetric





N-Channel 1 MOSFET

N-Channel 2 MOSFET

ORDERING INFORMATION	
Package	PowerPAK SO-8L Dual Asymmetric
Lead (Pb)-free and Halogen-free	SQJ940EP-T1-GE3

ABSOLUTE MAXIMUM RATINGS (To	c = 25 °C, unless	otherwise n	oted)		
PARAMETER	SYMBOL	N-CHANNEL 1	N-CHANNEL 2	UNIT	
Drain-Source Voltage		V <sub>DS</sub>	40	40	V
Gate-Source Voltage		$V_{GS}$	±	20	V
Continuous Drain Current <sup>a</sup>	T <sub>C</sub> = 25 °C	1	15	18	
Continuous Drain Current	T <sub>C</sub> = 125 °C	l <sub>D</sub>	15	10.5	
Continuous Source Current (Diode Conduction) <sup>a</sup>		Is	15	39	Α
Pulsed Drain Current <sup>b</sup>		I <sub>DM</sub>	60	72	
Single Pulse Avalanche Current	J 0.1 ml J	I <sub>AS</sub>	20.5	35.5	
Single Pulse Avalanche Energy	L = 0.1 mH	E <sub>AS</sub>	21	63	mJ
Maximum Bayyar Dissinationh	T <sub>C</sub> = 25 °C	В	48	43	147
Maximum Power Dissipation <sup>b</sup>	T <sub>C</sub> = 125 °C	$P_{D}$	16 14		W
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to	+ 175	°C
Soldering Recommendations (Peak Temperature)e	_	2	60	٠.	

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	N-CHANNEL 1	N-CHANNEL 2	UNIT
Junction-to-Ambient	PCB Mount <sup>c</sup>	$R_{thJA}$	70	70	°C/W
Junction-to-Case (Drain)		$R_{thJC}$	3.3	3.5	C/ VV

### Notes

- a. Package limited.
- b. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%.$
- c. When mounted on 1" square PCB (FR4 material).
- d. Parametric verification ongoing.
- e. See solder profile (<a href="www.vishay.com/doc?73257">www.vishay.com/doc?73257</a>). The PowerPAK SO-8L is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- f. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.



www.vishay.com

# Vishay Siliconix

PARAMETER	SYMBOL		TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Static							L		
Durin Command Dural day of Walliam	.,,	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		N-Ch 1	40	-	_	•	
Drain-Source Breakdown Voltage	$V_{DS}$	V <sub>GS</sub> =	= 0 V, I <sub>D</sub> = 250 μA	N-Ch 2	40	-	-	.,	
Oak Oa an Thurshald Vallage		V <sub>DS</sub> =	· V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch 1	1.5	2	2.5	V	
Gate-Source Threshold Voltage	$V_{GS(th)}$	V <sub>DS</sub> =	· V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch 2	1.5	2	2.5		
Cata Causaa Laakaaa	_		0.1/.1/	N-Ch 1	_	-	± 100	nΛ	
Gate-Source Leakage	I <sub>GSS</sub>	v <sub>DS</sub> =	$0 \text{ V}, \text{ V}_{GS} = \pm 20 \text{ V}$	N-Ch 2	-	-	± 100	nA	
		$V_{GS} = 0 V$	V <sub>DS</sub> 40 V	N-Ch 1	-	-	1		
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = - 40 V	N-Ch 2	-	-	1		
Zana Oata Valtana Busin Commant		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 125 °C	N-Ch 1	-	-	50		
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 125 °C	N-Ch 2	-	-	50	μA	
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 175 °C	N-Ch 1	-	-	150		
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 175 °C	N-Ch 2	-	-	150		
0.01.0.12		V <sub>GS</sub> = 10 V	$V_{DS} \ge 5 \text{ V}$	N-Ch 1	30	-	-	_	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>GS</sub> = 10 V	V <sub>DS</sub> ≥ 5 V	N-Ch 2	30	-	-	Α	
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 15 A	N-Ch 1	-	0.0133	0.0160		
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 20 A	N-Ch 2	_	0.0053	0.0064		
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 15 A, T <sub>J</sub> = 125 °C	N-Ch 1	-	_	0.0270	Ω	
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 20 A, T <sub>J</sub> = 125 °C	N-Ch 2	_	-	0.0105		
Drain-Source On-State Resistance <sup>a</sup>		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 15 A, T <sub>J</sub> = 175 °C	N-Ch 1	-	-	0.0334		
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 20 A, T <sub>J</sub> = 175 °C	N-Ch 2	-	-	0.0130		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 13 A	N-Ch 1	-	0.0157	0.0188		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 18 A	N-Ch 2	-	0.0063	0.0076	1	
		•	= 15 V, I <sub>D</sub> = 15 A	N-Ch 1	_	64	-		
Forward Transconductance <sup>b</sup>	9 <sub>fs</sub>	V <sub>DS</sub>	= 15 V, I <sub>D</sub> = 20 A	N-Ch 2	-	102	-	S	
Dynamic <sup>b</sup>						L	l		
	-	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 1	-	717	896		
Input Capacitance	$C_{iss}$	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 2	-	1850	2313		
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 1	-	118	148	1 _	
Output Capacitance	$C_{oss}$	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 2	_	272	340	pF	
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 1	-	48	60		
Reverse Transfer Capacitance	$C_{rss}$	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch 2		98	123		
		V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 6 A	N-Ch 1	_	13.5	20		
Total Gate Charge <sup>c</sup>	$Q_g$	V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 16 A	N-Ch 2	-	31.8	48		
	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$V_{DS} = 20 \text{ V}, I_D = 6 \text{ A}$	N-Ch 1	_	2.24	_	nC	
Gate-Source Charge <sup>c</sup>		V <sub>GS</sub> = 10 V	$V_{DS} = 20 \text{ V}, I_D = 16 \text{ A}$	N-Ch 2	_	5.5	-		
	Q <sub>gd</sub>	V <sub>GS</sub> = 10 V	$V_{DS} = 20 \text{ V}, I_D = 6 \text{ A}$	N-Ch 1	_	2.06	-	1	
Gate-Drain Charge <sup>c</sup>		V <sub>GS</sub> = 10 V	$V_{DS} = 20 \text{ V}, I_D = 16 \text{ A}$	N-Ch 2	_	4.7	-	-	
		40		N-Ch 1	1.2	2.52	5		
Gate Resistance	$R_g$	f = 1 MHz		N-Ch 2	3	7.93	13	Ω	

### Notes

- a. Pulse test; pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.



www.vishay.com

# Vishay Siliconix

SPECIFICATIONS (T <sub>C</sub> = 2	25 °C, unless c	therwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
T. 0.01 Ti 0	+	$\begin{split} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{split}$	N-Ch 1	- 4.	4.8	7.2	
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>	$\begin{split} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{split}$	N-Ch 2	İ	7.7	11.6	
Rise Time <sup>c</sup>	+	$\begin{split} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{split}$	N-Ch 1	İ	9.3	14	
rise Times	t <sub>r</sub>	$\begin{split} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{split}$	N-Ch 2	İ	9.5	14.3	ne
Turn-Off Delay Time <sup>c</sup>	<b>+</b>	$\begin{aligned} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong \text{1 A}, \text{ V}_{GEN} = \text{10 V}, \text{ R}_g = \text{1 }\Omega \end{aligned}$	N-Ch 1	Ch 1 -	15.6	23.4	ns
	t <sub>d(off)</sub>	$\begin{split} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{split}$	N-Ch 2	ı	47	70	
Fall Time <sup>c</sup>		$\begin{split} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{split}$	N-Ch 1	-	4.9	7.4	
i all fillie	t <sub>f</sub>	$\begin{split} V_{DD} &= 20 \text{ V}, \text{ R}_L = 20 \Omega\\ I_D &\cong 1 \text{ A}, \text{ V}_{GEN} = 10 \text{ V}, \text{ R}_g = 1 \Omega \end{split}$	N-Ch 2	ı	13.5	20.3	
Source-Drain Diode Ratings an	d Characteristics	ь					
Pulsed Current <sup>a</sup>	I <sub>SM</sub>		N-Ch 1	-	-	60	Α
	ISM		N-Ch 2	-	-	72	
Forward Voltage	$V_{SD}$	$I_F = 8 A, V_{GS} = 0 V$	N-Ch 1	ı	0.8	1.2	V
	V SD	$I_F = 17 A, V_{GS} = 0 V$	N-Ch 2	1	0.8	1.2	v


#### Notes


- a. Pulse test; pulse width  $\leq 300~\mu s,~duty~cycle \leq 2~\%.$
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





## **N-CHANNEL 1 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




















## **N-CHANNEL 1 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)













On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage




Drain Source Breakdown vs. Junction Temperature



## **N-CHANNEL 1 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient

## **N-CHANNEL 1 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Case

#### Note


- The characteristics shown in the two graphs
  - Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)
  - Normalized Transient Thermal Impedance Junction-to-Case (25 °C) are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.




## **N-CHANNEL 2 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




## **Output Characteristics**




## Transfer Characteristics




**On-Resistance vs. Drain Current** 



**Transfer Characteristics** 





Transconductance







## **N-CHANNEL 2 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)











On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage




Drain Source Breakdown vs. Junction Temperature



# **N-CHANNEL 2 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient

## **N-CHANNEL 2 TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)



### Normalized Thermal Transient Impedance, Junction-to-Case

#### Note

- The characteristics shown in the two graphs
  - Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)
  - Normalized Transient Thermal Impedance Junction-to-Case (25 °C)

are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?62767">www.vishay.com/ppg?62767</a>.

# PowerPAK® SO-8L

Ordering codes for the SQ rugged series power MOSFETs in the PowerPAK SO-8L package:


DATASHEET PART NUMBER	OLD ORDERING CODE a	NEW ORDERING CODE
SQJ200EP	-	SQJ200EP-T1_GE3
SQJ401EP	SQJ401EP-T1-GE3	SQJ401EP-T1_GE3
SQJ402EP	SQJ402EP-T1-GE3	SQJ402EP-T1_GE3
SQJ403EEP	SQJ403EEP-T1-GE3	SQJ403EEP-T1_GE3
SQJ403EP	-	SQJ403EP-T1_GE3
SQJ410EP	SQJ410EP-T1-GE3	SQJ410EP-T1_GE3
SQJ412EP	SQJ412EP-T1-GE3	SQJ412EP-T1_GE3
SQJ422EP	SQJ422EP-T1-GE3	SQJ422EP-T1_GE3
SQJ431EP	SQJ431EP-T1-GE3	SQJ431EP-T1_GE3
SQJ443EP	SQJ443EP-T1-GE3	SQJ443EP-T1_GE3
SQJ456EP	SQJ456EP-T1-GE3	SQJ456EP-T1_GE3
SQJ460AEP	-	SQJ460AEP-T1_GE3
SQJ461EP	SQJ461EP-T1-GE3	SQJ461EP-T1_GE3
SQJ463EP	SQJ463EP-T1-GE3	SQJ463EP-T1_GE3
SQJ465EP	SQJ465EP-T1-GE3	SQJ465EP-T1_GE3
SQJ469EP	SQJ469EP-T1-GE3	SQJ469EP-T1_GE3
SQJ486EP	SQJ486EP-T1-GE3	SQJ486EP-T1_GE3
SQJ488EP	SQJ488EP-T1-GE3	SQJ488EP-T1_GE3
SQJ500AEP	SQJ500AEP-T1-GE3	SQJ500AEP-T1_GE3
SQJ840EP	SQJ840EP-T1-GE3	SQJ840EP-T1_GE3
SQJ844AEP	SQJ844AEP-T1-GE3	SQJ844AEP-T1_GE3
SQJ850EP	SQJ850EP-T1-GE3	SQJ850EP-T1_GE3
SQJ858AEP	SQJ858AEP-T1-GE3	SQJ858AEP-T1_GE3
SQJ886EP	SQJ886EP-T1-GE3	SQJ886EP-T1_GE3
SQJ910AEP	SQJ910AEP-T1-GE3	SQJ910AEP-T1_GE3
SQJ912AEP	SQJ912AEP-T1-GE3	SQJ912AEP-T1_GE3
SQJ940EP	SQJ940EP-T1-GE3	SQJ940EP-T1_GE3
SQJ942EP	SQJ942EP-T1-GE3	SQJ942EP-T1_GE3
SQJ951EP	SQJ951EP-T1-GE3	SQJ951EP-T1_GE3
SQJ952EP	-	SQJ952EP-T1_GE3
SQJ960EP	SQJ960EP-T1-GE3	SQJ960EP-T1_GE3
SQJ963EP	SQJ963EP-T1-GE3	SQJ963EP-T1_GE3
SQJ968EP	SQJ968EP-T1-GE3	SQJ968EP-T1_GE3
SQJ980AEP	SQJ980AEP-T1-GE3	SQJ980AEP-T1_GE3
SQJ992EP	SQJ992EP-T1-GE3	SQJ992EP-T1_GE3

#### Note

a. Old ordering code is obsolete and no longer valid for new orders



# PowerPAK® SO-8L Assymetric Case Outline



DIM.		MILLIMETERS			INCHES		
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	1.00	1.07	1.14	0.039	0.042	0.045	
A1	0.00	0.06	0.13	0.000	0.003	0.005	
b	0.33	0.41	0.48	0.013	0.016	0.019	
b1	0.44	0.51	0.58	0.017	0.020	0.023	
b2	4.80	4.90	5.00	0.189	0.193	0.197	
b3	0.04	0.12	0.20	0.002	0.005	0.008	
С	0.20	0.25	0.30	0.008	0.010	0.012	
D	5.00	5.13	5.25	0.197	0.202	0.207	
D1	4.80	4.90	5.00	0.189	0.193	0.197	
D2	3.63	3.73	3.83	0.143	0.147	0.151	
D3	0.81	0.91	1.01	0.032	0.036	0.040	
D4	1.98	2.08	2.18	0.078	0.082	0.086	
D5	1.47	1.57	1.67	0.058	0.062	0.066	
е	1.20	1.27	1.34	0.047	0.050	0.053	
Е	6.05	6.15	6.25	0.238	0.242	0.246	
E1	4.27	4.37	4.47	0.168	0.172	0.176	
E2	2.75	2.85	2.95	0.108	0.112	0.116	
E3	1.89	1.99	2.09	0.074	0.078	0.082	
F	0.05	0.12	0.19	0.002	0.005	0.007	
L	0.62	0.72	0.82	0.024	0.028	0.032	
L1	0.92	1.07	1.22	0.036	0.042	0.048	
K	0.41	0.51	0.61	0.016	0.020	0.024	
K1	0.64	0.74	0.84	0.025	0.029	0.033	
K2	0.54	0.64	0.74	0.021	0.025	0.029	
W	0.13	0.23	0.33	0.005	0.009	0.013	
W1	0.31	0.41	0.51	0.012	0.016	0.020	
W2	2.72	2.82	2.92	0.107	0.111	0.115	
W3	2.86	2.96	3.06	0.113	0.117	0.120	
W4	0.41	0.51	0.61	0.016	0.020	0.024	
θ	5°	10°	12°	5°	10°	12°	


DWG: 6009

### Note

• Millimeters will govern



### RECOMMENDED MINIMUM PADs FOR PowerPAK® SO-8L DUAL ASYMMETRIC



Recommended Minimum Pads Dimensions in mm [inches]



# **Legal Disclaimer Notice**

Vishay

# **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

# **Material Category Policy**

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and restrictions defined under Directive 2011/65/EU of The European Parliament and of the Council of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified as Halogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61249-2-21 definition. We confirm that all the products identified as being compliant to IEC 61249-2-21 conform to JEDEC JS709A standards.

Revision: 02-Oct-12 Document Number: 91000